Packet switch with variable data transfer rate links

Details Packet switch with variable data transfer rate links Packet switch with variable data transfer rate links

1987-08-10

1988-11-29

Griffin, Robert L.

Multiplex communications

Wide area network

Packet switching

370 84, H04J 326

Patent

active

047886790

ABSTRACT:
A packet switch has pluralities of incoming and outgoing trunks, a data memory accessible from them in common, and FIFO memories each provided in each of input and output circuits. Data from the incoming trunks is written into and read out from the buffer memory for transfer to the outgoing trunks, on a time-shared basis, to perform packet switching between trunks of different data transfer rates. Furthermore, the packet switch has an arbiter for detecting process requests from the input circuits and an arbiter for detecting process requests from the output circuits, so that priority control is effected for servicing the requests. As a result, dynamic allocation of access to the buffer memory to the input and output circuits is permitted.

REFERENCES:
patent: 3796835 (1974-03-01), Closs et al.
patent: 3987251 (1976-10-01), Texier et al.
patent: 4071701 (1978-01-01), Leijonhufvud et al.
patent: 4630260 (1986-12-01), Toy et al.
patent: 4703478 (1987-10-01), Haselton et al.

Affiliated with

Also associated with

Rating

Packet switch with variable data transfer rate links does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet switch with variable data transfer rate links, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switch with variable data transfer rate links will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-367849