Multiplex communications – Wide area network – Packet switching
Patent
1991-10-08
1993-08-03
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 941, H04L 1256
Patent
active
052336034
ABSTRACT:
A packet switch for high-speed synchronous multiplexing of voice and picture communications collectively. The packet switch uses among other things an input multiplexer, and output demultiplexer, and a single buffer memory divided into memory areas connected to multiple input and output lines. The subdivided buffer is controlled by counters rather than a more complicated address exchanger. A second embodiment eliminates the need for an output demultiplexer because of individual read/write control of the buffer units. A third embodiment includes a bidirectional bus between an input buffer and an output buffer. A fourth embodiment uses a more economical unidirectional bus. The unidirectional bus can be limited to a part of an input packet to permit Large Scale Integration (LSI). In the LSI configuration, address filters may be replaced with a centralized address controller, and the buffer can consist of FiFo memory units or RAM units.
REFERENCES:
patent: 4603416 (1986-07-01), Servel et al.
patent: 4630258 (1986-12-01), McMillen et al.
patent: 4780870 (1988-10-01), McHarg et al.
patent: 4837761 (1989-06-01), Isono et al.
patent: 4864558 (1989-09-01), Imagawa et al.
patent: 4864560 (1989-09-01), Quinquis et al.
patent: 4884264 (1989-11-01), Servel et al.
patent: 4905225 (1990-02-01), Francois et al.
patent: 4933932 (1990-06-01), Quinquis et al.
A. Thomas et al., "Asynchronous Time-Division Techniques: an Experimental Packet Network Integrating Videocommunication", ISS '84, Florence, May 7-11, 1984, Session 32 C Paper 2, pp. 1, 3, 5, and 7.
CMOS Data Book, "Cypress Semiconductor", Cypress Semiconductor Corporation, 1988, pp. 5-48 through 5-54.
Iwasaki Susumu
Nagano Hiroshi
Suzuki Hiroshi
Suzuki Toshio
Takeuchi Takao
Hsu Alpus H.
NEC Corporation
Olms Douglas W.
LandOfFree
Packet switch suitable for integrated circuit implementation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet switch suitable for integrated circuit implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet switch suitable for integrated circuit implementation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2277637