Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Patent
1997-07-24
2000-04-04
Patel, Ajit
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
370468, 370235, H04L 1256, G08C 1500
Patent
active
060470003
ABSTRACT:
A packet scheduling system is disclosed in which a plurality of first-in-first-out input buffers are provided each corresponding to a respective input data stream to a switching node or multiplexer. Credit is allocated to each stream having packets waiting to be transmitted and which is unable to transmit, and the next stream to be transmitted is based on the allocated credit values, the credit of a transmitted stream being reduced after transmission of a data packet from that stream.
REFERENCES:
patent: 5313454 (1994-05-01), Bustini et al.
patent: 5392280 (1995-02-01), Zheng
patent: 5633867 (1997-05-01), Ben-Nun et al.
patent: 5796735 (1998-08-01), Miller et al.
patent: 5850398 (1998-12-01), King, Jr.
patent: 5864540 (1999-01-01), Bonomi et al.
Law, Averill M. et al, "Simulation Modeling and Analysis", McGraw-Hill, Inc., Second Edition.
Bensaou Brahim
Chan King Tung
Tsang Danny Hin-Kwok
Patel Ajit
The Hong Kong University of Science & Technology
Tsegaye Saba
LandOfFree
Packet scheduling system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet scheduling system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet scheduling system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-371975