Packet processing system architecture and method

Multiplex communications – Pathfinding or routing – Switching a message which includes an address header

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S392000, C370S389000, C370S229000

Reexamination Certificate

active

10814725

ABSTRACT:
A packet processing system architecture and method are provided. According to a first aspect of the invention, packet parser functions are distributed throughout a packet processing system comprising a packet classification system and a packet modification system. According to a second aspect of the invention, an egress mirroring function is provided to the system. According to a third aspect of the invention, a multi-dimensional quality of service indicator for a packet is provided. According to a fourth aspect of the invention, a cascaded combination of multiple, replicated packet processing systems is used to process a packet. A fifth aspect of the invention involves any combination of one or more of the foregoing.

REFERENCES:
patent: 6034957 (2000-03-01), Haddock et al.
patent: 6295299 (2001-09-01), Haddock et al.
patent: 6381242 (2002-04-01), Maher, III et al.
patent: 6914905 (2005-07-01), Yip
patent: 6917617 (2005-07-01), Jin et al.
patent: 6957258 (2005-10-01), Maher, III et al.
patent: 2002/0163935 (2002-11-01), Paatela et al.
patent: 2003/0005143 (2003-01-01), Elzur et al.
patent: 2003/0193949 (2003-10-01), Kojima et al.
patent: 2004/0003110 (2004-01-01), Ozguner
patent: 2004/0246981 (2004-12-01), Zhiqun
patent: 2005/0074009 (2005-04-01), Kanetake
patent: WO 03/081857 (2003-10-01), None
Van Ess, D.,A Circular FIFO, PSoC Style, Cypress Microsystems, Application Note AN2036, Rev. B, pp. 1-5, pp. 1-5, Jun. 21, 2002.
Network Working Group,RFC 1071—Computing the Internet Checksum, Sep. 1988,available at: http://www.faqs.org/rfcs/rfc1071.html.
Network Working Group,RFC 1141—Incremental Updating of the Internet Checksum, Jan. 1990,available at: http://www.faqs.org/rfcs/rfc1141.html.
Network Working Group,RFC 1624—Computation of the Internet Checksum via Incremental Update, May 1994,available at: http://www.faqs.org/rfcs/rfc1624.html.
Netlogic Microsystems, Product Brief NSE5000GLQ, Copyright 2004,available at: http://www.netlogicmicro.com/datasheets
se5000glq.html.
Zhang, Z.,Recovery of Memory and Process in DSM Systems: HA Issue #1, Hewlett-Packard Co. HPL-2001-76, Mar. 30, 2001.
Copy of International Search Report for PCT/US05/10544, dated Jun. 29, 2006.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Packet processing system architecture and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet processing system architecture and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet processing system architecture and method will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3884424

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.