Multiplex communications – Pathfinding or routing – Switching a message which includes an address header
Reexamination Certificate
2008-06-10
2008-06-10
Ho, Duc (Department: 2619)
Multiplex communications
Pathfinding or routing
Switching a message which includes an address header
C370S412000, C370S474000, C370S401000
Reexamination Certificate
active
07385984
ABSTRACT:
A packet processing system architecture and method are provided. According to a first aspect of the invention, a plurality of quality of service indicators are provided for a packet, each with an assigned priority, and a configurable priority resolution scheme is utilized to select one of the quality of service indicators for assigning to the packet. According to a second aspect of the invention, wide data paths are utilized in selected areas of the system, while avoiding universal utilization of the wide data paths in the system. According to a third aspect of the invention, one or more stacks are utilized to facilitate packet processing. According to a fourth aspect of the invention, a packet size determiner is allocated to a packet from a pool of packet size determiners, and is returned to the pool upon or after determining the size of the packet. According to a fifth aspect of the invention, a packet is buffered upon or after ingress thereof to the system, and a packet for egress from the system assembled from new or modified packet data and unmodified packet data as retrieved directly from the buffer. According to a sixth aspect of the invention, a system for preventing re-ordering of packets in a packet processing system is provided. A seventh aspect of the invention involves any combination of one or more of the foregoing.
REFERENCES:
patent: 6034957 (2000-03-01), Haddock et al.
patent: 6295299 (2001-09-01), Haddock et al.
patent: 6381242 (2002-04-01), Maher, III et al.
patent: 6807183 (2004-10-01), Chow et al.
patent: 6914905 (2005-07-01), Yip
patent: 6917617 (2005-07-01), Jin et al.
patent: 6957258 (2005-10-01), Maher, III et al.
patent: 2002/0163909 (2002-11-01), Sarkinen et al.
patent: 2002/0163935 (2002-11-01), Paatela et al.
patent: 2003/0193949 (2003-10-01), Kojima et al.
patent: 2004/0003110 (2004-01-01), Ozguner
patent: 2004/0246981 (2004-12-01), He et al.
patent: 2005/0074009 (2005-04-01), Kanetake
patent: WO 03/081857 (2003-10-01), None
Van Ess, D.,A Circular FIFO, PSoC Style, Cypress Microsystems, Application Note AN2036, Rev. B, pp. 1-5, Jun. 21, 2002.
Network Working Group,RFC 1071—Computing the Internet Checksum, Sep. 1988, available at: http://www.faqs.org/rfcs/rfc1071.html.
Network Working Group,RFC 1141—Incremental Updating of the Internet Checksum, Jan. 1990, available at: http://www.faqs.org/rfcs/rfc1141.html.
Network Working Group,RFC 1624—Computation of the Internet Checksum via Incremental Update, May 1994, available at: http://www.faqs.org/rfcs/rfc1624.html.
Netlogic Microsystems, Product Brief NSE5000GLQ, Copyright 2004, available at: http://www.netlogicmicro.com/datasheets
se5000glq.html.
Zhang, Z.,Recovery of Memory and Process in DSM Systems: HA Issue #1, Hewlett-Packard Co. HPL-2001-76, Mar. 30, 2001.
International Search Report for PCT/US05/10544, dated Jun. 29, 2006.
Parker David K.
Swenson Erik R.
Yip Michael M.
Young Christopher J.
Extreme Networks, Inc.
Ho Duc
Howrey LLP
LandOfFree
Packet processing system architecture and method does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet processing system architecture and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet processing system architecture and method will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2812305