Packet processing engine architecture

Details Packet processing engine architecture Packet processing engine architecture

2007-05-15

2007-05-15

To, Doris H. (Department: 2616)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S392000, C370S419000

Reexamination Certificate

active

09732497

ABSTRACT:
The invention provides a method and system for packet processing, in which a router (or switch) is capable of quickly processing incoming packets, thus performing level 2, 3, and 4 routing and additional services, in real time. A system includes a packet processing engine (PPE), having elements for receiving packets, distinguishing header and payload information for those packets, outsourcing router decision-making to additional hardware resources such as a fast forwarding engine (FFE), and forwarding those packets. The PPE is synchronized to the FFE, so that the PPE can send and the FFE can receive packets at each one of a sequence of constant-duration time quanta. Similarly, the PPE can receive and the FFE can send packet routing information at each one of a sequence of similar time quanta. The PPE and the FFE have separate hardware so that their functions can be performed in parallel without contention for operating resources.

REFERENCES:
patent: 4491945 (1985-01-01), Turner
patent: 4679189 (1987-07-01), Olson et al.
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 5088032 (1992-02-01), Bosack
patent: 5249292 (1993-09-01), Chiappa
patent: 5271004 (1993-12-01), Proctor et al.
patent: 5309437 (1994-05-01), Perlman et al.
patent: 5440550 (1995-08-01), Follett
patent: 5509006 (1996-04-01), Wilford et al.
patent: 5519858 (1996-05-01), Walton et al.
patent: 5524254 (1996-06-01), Morgan et al.
patent: 5566170 (1996-10-01), Bakke et al.
patent: 5598408 (1997-01-01), Nickolls et al.
patent: 5651002 (1997-07-01), Van Seters et al.
patent: 5684797 (1997-11-01), Aznar et al.
patent: 5684954 (1997-11-01), Kaiserswerth et al.
patent: 5774698 (1998-06-01), Olnowich
patent: 5842040 (1998-11-01), Hughes et al.
patent: 5842224 (1998-11-01), Fenner
patent: 5870382 (1999-02-01), Tounai et al.
patent: 5909440 (1999-06-01), Ferguson et al.
patent: 6094435 (2000-07-01), Hoffman et al.
patent: 6157641 (2000-12-01), Wilford
patent: 6212183 (2001-04-01), Wilford
patent: 6237054 (2001-05-01), Freitag, Jr.
patent: 6359879 (2002-03-01), Carvey et al.
patent: 6513108 (2003-01-01), Kerr et al.
patent: 6636483 (2003-10-01), Pannell
patent: 6687247 (2004-02-01), Wilford et al.
patent: 6728249 (2004-04-01), Chang
patent: 2001/0012295 (2001-08-01), Wilford
patent: 2001/0051864 (2001-12-01), Kerr et al.
patent: 2003/0123448 (2003-07-01), Chang
patent: 2004/0202184 (2004-10-01), Yazaki et al.
patent: WO 94/01828 (1994-01-01), None
patent: WO 96/34479 (1996-10-01), None
Shang-Tsu Chuang et al. “Matching Output Queueing with a Combined Input and Output Queued Switch”. Stanford CSL-TR-98-758.
Willibald Doeringer et al. “Routing on Longest-Matching Prefixes”, IEEE/ACM Transactions on Networking, vol. No.1. Feb. 1996.
Jim Duffy. “Cisco goes with the flow”. San Jose, California. May 3, 1996.
Pankaj Gupta et al. “Scheduling Algorithms for an Input-Queued Variable Length Packet Switch”. Stanford Univeristy. p. 1-34.
Nick McKeown et al. “Bridges, Routers and Switches”. Department of Electrical Engineering. Stanford University, Stanford, CA 94305-9030.
Tong-Bi Pei et al. “VLSI Implementation of Routing Tables: Tries and Cams”. Department of Electrical Engineering. Center for Telecommunication Research. Columbia University. 1991 IEEE.
Paul F. Tsuchiya. “A Search Algorithm for Table Entries with Non-contiguous Wildcarting”. Bellcore.

Affiliated with

Also associated with

Rating

Packet processing engine architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet processing engine architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet processing engine architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3726337