Packet prioritization systems and methods using address aliases

Details Packet prioritization systems and methods using address aliases Packet prioritization systems and methods using address aliases

2007-03-13

2007-03-13

Dharia, Rupal (Department: 2141)

Electrical computers and digital processing systems: multicomput

Computer-to-computer data routing

Prioritized data routing

C709S224000, C709S234000, C709S235000

Reexamination Certificate

active

10261929

ABSTRACT:
A switch fabric includes input links, output links, and at least one switching element. The input links are configured to receive data items that include destination addresses. At least some of the data items have different priority levels. The output links are configured to output the data items. Each of the output links is assigned multiple ones of the destination addresses. Each of the destination addresses corresponds to one of the priority levels. The switching element(s) is/are configured to receive the data items from the input links and send the data items to ones of the output links without regard to the priority levels of the data items.

REFERENCES:
patent: 5568469 (1996-10-01), Sherer et al.
patent: 6078943 (2000-06-01), Yu
patent: 6700899 (2004-03-01), Cao
patent: 2003/0058876 (2003-03-01), Connor et al.

Affiliated with

Also associated with

Rating

Packet prioritization systems and methods using address aliases does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet prioritization systems and methods using address aliases, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet prioritization systems and methods using address aliases will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3729131