Packet handler

Multiplex communications – Fault recovery – Bypass an inoperative switch or inoperative element of a...

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C370S228000

Reexamination Certificate

active

06327244

ABSTRACT:

BACKGROUND OF THE INVENTION
The present invention relates to a packet handler. More particulary the present invention relates to a packet handler of synchronous transfer mode (ATM) for fixed-length packets.
An ATM handler for transferring various information in fixed-length packets (hereinafter referred to as “cells”), as shown by reference numeral
1
in
FIG. 2
, for example, comprises a plurality of line interfaces (hereinafter referred to as the interface circuit)
3
for accommodating a plurality of transmission paths
2
(
2
-
1
to
2
-n′) each including a pair of input and output lines, an ATM switch common part
4
including an ATM switch (ATM SW)
5
for distributing the input cells passed through each interface circuit
3
among the interface circuits in accordance with the routing information contained in the cell header, and a control part
9
connected to the interface circuits
3
and the ATM common switch part
4
through a control line
10
.
Each interface circuit
3
includes the physical layer processing function for processing signals transmitted to and received from the transmission paths
2
in the physical layer, such as the photo-electric conversion in which the input light signal from an incoming line is converted into an electric signal and the electrooptic conversion of an output signal to an outgoing line, and the ATM layer processing function for processing signals for input and output cells in ATM layer, rewriting the header information (VPI/VCI) of the input cell into the header information for the output cell with reference to a header conversion table while at the same time such converting the header for adding the routing information required for the switching operation as the internal header information.
The control part
9
performs such operations as controlling the connections, rewriting the header conversion table information of each interface circuit
3
accompanying the setting/resetting the connection and collecting the various performance information acquired in each interface circuit
3
as well as the monitoring of the state of the ATM handler as a whole including the operation of the ATM switch common part
4
. The control part
9
is linked with a network management function
13
via a communication line
12
to transmit various information to the network management function
13
in response to an order from the network management function
13
which is a higher level device of the control part
9
.
In an ATM network requiring a high reliability like a public network, main transmission paths are made redundant in preparation for maintenance, inspection and detouring at the time of occurrence of a defect.
In employing a redundant transmission path, an interface circuit
3
-i for accommodating one redundant transmission path
2
-i (i=1 to n) is paired with an interface circuit
3
-i′ for accommodating the other transmission path
2
-i′. One of the interface circuits is used as an active path, and the other as a standby path. The input cells from the interface circuits for active path are selected by a selector and input to an ATM switch
5
. In such a case, as shown in
FIG. 2
, for example, a switching interface
6
including a selector
11
is provided for each pair of the interface circuits
3
. In this way, only the input cells arriving from the interface circuits for an active path are led to input ports I (I-
1
to I-n) of the ATM switch
5
. The cells output from the output ports O (O-
1
to O-n) of the ATM switch
5
are distributed between the two interface circuits of the pair at the switching interface
6
.
Various forms of redundant architecture are available for transmission paths of a network.
FIG. 3
shows a network configuration in which a plurality of ATM handlers
1
are connected in mesh by a backbone network
2
-
b
and each transmission path (backbone network)
2
-
b
between the ATM handlers except for the subscriber lines
2
-
a
are made redundant. On the other hand,
FIG. 4
shows a network configuration in which a plurality of ATM handlers
1
-
a
accommodating subscriber lines
2
-
a
are bundled by ATM handlers
1
-
b
as a backbone network. In this way, the number of backbone transmission paths for the ATM handlers
1
-
a
at each terminal is reduced while the trunk line transmission paths
2
-
b
are made redundant.
As seen from the above-mentioned two network configurations, the ATM handlers
1
desirably accommodate both the redundant transmission paths
2
-
b
and the nonredundant transmission paths
2
-
a
in any proportion ranging from the one in which all the lines accommodated are redundant to the one in which all the lines accommodated are nonredundant, as required.
In the system configuration shown in
FIG. 2
comprising the selector
11
for each port I-i of the ATM switch
4
and a pair of the interface circuits
3
accommodating the redundant transmission path selectively connected through the selector
11
to the input port I-i, however, only one of the two interface circuits
3
can be effectively utilized in accommodating an independently-used nonredundant transmission path, with the result that the slots formed in the housing of the ATM handlers for accommodating the other one of the interface circuits
3
are wasted.
Also, in the ATM handlers shown in
FIG. 2
which has a pair of interface circuits
3
for each input port of the ATM switch, the cell amount applicable to the ATM switch
5
remains constant regardless of whether the transmission paths accommodated are redundant or used independently. For the proportion of space that the interface circuit board occupies in the housing of the ATM handlers, therefore, the switching capability of the ATM switch
5
is low, thereby leading to the problem of the bulkiness of the system for the switching capacity.
SUMMARY OF THE INVENTION
An object of the present invention is to provide an ATM handler which can be reduced in size to meet the various network configuration requirements in versatile fashion.
Another object of the invention is to provide an ATM handler which can be reduced in size and which can accommodate redundant transmission paths and nonredundant transmission paths in an arbitrary proportion.
Still another object of the invention is to provide an ATM handler, or especially, an ATM exchange, which can accommodate both redundant and nonredundant transmission paths and which can exhibit a higher switching capacity with an increase in the proportion of nonredundant transmission paths.
In order to achieve the above-mentioned objects, according to one aspect of the present invention, there is provided an ATM handler comprising a plurality of input/output ports, a packet switch cicuit for distributing the input packets from the input ports among the output ports as determined by the header information, a plurality of line interfaces corresponding to the input/output ports for accommodating a transmission path including an input line and an output line, and an input transfer control circuit for controlling the transfer of input packets in such a manner that the line interfaces are separated into a plurality of sets of a predetermined number. Each set of the line interfaces accommodates redundant transmission paths such that only the input packets from a line interface constituting an active path are applied to the corresponding input port of the packet switch while at the same time blocking flow of the packets from the other line interfaces constituting a standby path into the corresponding input ports of the packet switch. Each set of the line interfaces accommodates independent nonredundant transmission paths such that the input packets from each line interface are applied to the corresponding input ports of the packet switch.
According to another aspect of the invention, there is provided an ATM handler including, in addition to the above-mentioned input packet transfer control circuit, an output packet transfer control circuit for controlling the transfer of output packets in such a manner that for each se

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Packet handler does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet handler, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet handler will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-2579247

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.