Packet data reciever with sampled data output and background lig

Details Packet data reciever with sampled data output and background lig Packet data reciever with sampled data output and background lig

1994-05-02

1996-03-12

Chin, Wellington

Multiplex communications

Wide area network

Packet switching

3701101, 370111, H04J 312, H04L 522

Patent

active

054992443

ABSTRACT:
A digital burst-mode packet data receiver receives high-speed burst-mode packet data signals superimposed on a lower frequency data signal. The receiver includes a first detector for detecting the received high-speed burst-mode packet data which is reset during the time period between consecutive bursts of the high-speed packet data signal. A second detector detects the lower frequency data signal during a predetermined portion of the time period between consecutive bursts of the high-speed packet data.

REFERENCES:
patent: 4330858 (1982-05-01), Choquet
patent: 4763326 (1988-08-01), Krick
patent: 4972408 (1990-11-01), Le Bihan Hevre et al.

Affiliated with

Also associated with

Rating

Packet data reciever with sampled data output and background lig does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet data reciever with sampled data output and background lig, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet data reciever with sampled data output and background lig will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2105832