Multiplex communications – Wide area network – Packet switching
Patent
1992-10-02
1996-03-26
Marcelo, Melvin
Multiplex communications
Wide area network
Packet switching
370112, H04J 302
Patent
active
055027202
ABSTRACT:
A plurality of self-synchronous type transfer control circuits and data hold circuits are provided corresponding to a plurality of flow paths. A transfer control circuit for controlling flag transfer and a flag holding circuit for holding a flag are provided. A decoder applies a transfer acknowledging signal for permission of transfer to one of the plurality of transfer control circuits according to a flag held by the flag holding circuit. A data selector outputs data provided from a data holding circuit to a data holding circuit in a succeeding stage according to the flag held by the flag holding circuit.
REFERENCES:
patent: 3952253 (1976-04-01), DeVolpi et al.
patent: 4035580 (1977-07-01), Dieter et al.
patent: 4099029 (1978-07-01), Maruta et al.
patent: 4214213 (1980-07-01), Ferrie
patent: 4255760 (1981-03-01), Ferrie
patent: 4758738 (1988-07-01), Yamanoi et al.
patent: 4797574 (1989-01-01), Okubo et al.
patent: 5046064 (1991-09-01), Suzuki et al.
patent: 5153578 (1992-10-01), Izawa et al.
patent: 5157286 (1992-10-01), Butler et al.
patent: 5200647 (1993-04-01), Motoike
"An Implementation Method Of A Large-Scale Storage Mechanism For The Data Driven Processor", Kanekura, 1989, FIGS. 1-3 and 6.
Marcelo Melvin
Sharp Kabushiki Kaisha
Vu Huy D.
LandOfFree
Packet collecting circuit in data-flow type system does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet collecting circuit in data-flow type system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet collecting circuit in data-flow type system will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-921621