Packet-based dynamic de-skewing for network switch with local or

Details Packet-based dynamic de-skewing for network switch with local or Packet-based dynamic de-skewing for network switch with local or

1996-05-14

1998-02-17

Hsu, Alpus H.

Multiplex communications

Pathfinding or routing

Combined circuit switching and packet switching

370389, 370506, 370514, 370516, 3408258, 375371, H04J 306, H04L 1256

Patent

active

057198624

ABSTRACT:
A network switch uses a simple switch core of analog MOS transistor switches. The switch core is surrounded by many media-access controllers (MAC's) which buffer the data through the switch core. Multiple connections through the switch core may be made between different pairs of MAC's. Just one signal path through the switch core is needed per connection as a second path through the switch core for the clock is not needed. The clock is not encoded with the data, so PLL's are not needed for clock recovery. Data skew is instead measured for each packet transmitted through the switch core. A start flag is added to the packet by a source MAC as a packet header before being transmitted through the switch core. The start flag is a unique sequence which is detected by the destination MAC and triggers measurement of the data skew of the received start flag to the local clock. The measured data skew is then used to compensate for the rest of the packet. Because dynamic de-skewing is performed for each packet, any packet from any source MAC can be received. This allows freedom in MAC placement and enables construction of larger switches. The switch may have the MAC's physically separated from each other by greater distances since clocks can be locally generated. The clocks are independent from each other except for having the same frequency.

REFERENCES:
patent: 5197064 (1993-03-01), Chao
patent: 5289461 (1994-02-01), de Nijs
patent: 5301333 (1994-04-01), Lee
patent: 5377182 (1994-12-01), Monacos
patent: 5383183 (1995-01-01), Yoshida
patent: 5408469 (1995-04-01), Opher et al.
patent: 5408473 (1995-04-01), Hutchison et al.
patent: 5408507 (1995-04-01), McNamara et al.
patent: 5414381 (1995-05-01), Nelson et al.
patent: 5452330 (1995-09-01), Goldstein
patent: 5521928 (1996-05-01), Worsley et al.
patent: 5613069 (1997-03-01), Walker
"Digital-Phase Aligner Macro for Clock Tree Compensation with 70ps Jitter", Woeste et al., ISSCC 1996.
"Switch-on-a-chip IBM's ATM Switching Technology", A. Engherson, Sep. 15, 1994.
"Abacus Switch figures ATM I/O", H.J. Caho et al., EE Times, Jan. 15, 1996.
"Ethernet Switching, an Anixter White Paper", Anixiter Inc., Jan. 17, 1996, pp.1-10.
"A 9.6 GibaByte/s Throughput Plesiochronous Routing Chip", A. Mu et al., HAL Computer Systems, Inc.
"Bus-Switching Chip busts bandwidth barriers", J. Child, Computer Design, Jun. 1995.
"Express 100BAST-TX Switching Hub", Intel Corp., 1996.
"Performance Networking with Switching Hubs", M. Banic, 3TECH, Jan. 1995, pp. 1-7.

Affiliated with

Also associated with

Rating

Packet-based dynamic de-skewing for network switch with local or does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packet-based dynamic de-skewing for network switch with local or, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet-based dynamic de-skewing for network switch with local or will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1789749