Multiplex communications – Wide area network – Packet switching
Patent
1990-12-18
1992-11-24
Olms, Douglas W.
Multiplex communications
Wide area network
Packet switching
370 941, H04Q 1104
Patent
active
051669269
ABSTRACT:
Apparatus, and accompanying methods for use therein, for a large (e.g. approximately 1 Terabit/second), fault tolerant packet switch (200), particularly suited for asynchronous mode transfer (ATM) communication, which utilizes cell address look-ahead in conjunction with parallel planes of self-routing cross-points (550), staggered time phased contention resolution and shared memory based input and output modules (260 and 270, respectively). Each incoming packet cell has added thereto an additional header field containing information identifying a particular output module and a particular output port of that module. An input module associated with the switching crosspoints changes the additional header information to identify the particular output module of the next subsequent packet cell.
REFERENCES:
patent: 3916124 (1975-10-01), Joel
patent: 4516238 (1985-05-01), Huang et al.
patent: 4550397 (1985-10-01), Turner et al.
patent: 4630260 (1986-12-01), Toy et al.
patent: 4656622 (1987-04-01), Lea
patent: 4656627 (1987-04-01), Hasley et al.
patent: 4661947 (1987-04-01), Lea et al.
patent: 4692917 (1987-09-01), Fujioka
patent: 4696000 (1987-09-01), Payne, III
patent: 4751697 (1988-06-01), Hunter et al.
patent: 4761780 (1988-08-01), Bingham et al.
patent: 4780870 (1988-10-01), McHarg et al.
patent: 4797880 (1989-01-01), Bussy et al.
patent: 4817084 (1989-03-01), Arthurs et al.
patent: 4864558 (1989-09-01), Imagawa et al.
patent: 4866701 (1989-12-01), Giacopelli et al.
patent: 4893304 (1990-01-01), Giacopelli et al.
patent: 4899334 (1990-02-01), Shimizu
patent: 4899335 (1990-02-01), Johnson et al.
patent: 4910730 (1990-03-01), Day et al.
patent: 4922487 (1990-05-01), Eilenberger et al.
patent: 4947388 (1990-08-01), Kuwahara et al.
patent: 4991172 (1991-02-01), Cidon
patent: 5016245 (1991-05-01), Lobjinski et al.
patent: 5029164 (1991-07-01), Goldestein et al.
patent: 5038343 (1991-08-01), Lebizay et al.
A. Cisneros, "Large Packet Switch and Contention Resolution Device", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, Paper 14, vol. III, pp. 77-83.
K. Y. Eng et al, "A Modular Broadband (ATM) Switch Architecture with Optimum Performance", Proceedings of the XIII International Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. IV, pp. 1-6.
J. N. Giacopelli et al, "Sunshine: A High Performance Self-Routing Broadband Packet Switch Architecture", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, Paper 21, vol. III, pp. 123-129.
T. T. Lee et al, "A Broadband Optical Multicast Switch", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. III, pp. 7-13.
Y. Sakurai et al, "Large Scale ATM Multi-Stage Switching Network with Shared Buffer Memory Switches", Proceedings of the XIII International Switching Symposium 1990, Stockholm, Sweden, May 27-Jun. 1, 1990, vol. IV, pp. 121-126.
H. Obara et al, "Self-Routing Space Switch Network Comprising Fast and Uniform Switch Elements", Electronics Letters, Mar. 15, 1990, vol. 26, No. 6, pp. 352-353.
M. Akata et al, "A 250Mb/s 32.times.32 CMOS Crosspoint LSI for ATM Switching Systems", Digest of Technical Papers for the 1990 IEEE International Solid State Circuits Conference, Feb. 1990, pp. 30-31.
T. T. Lee, "A Modular Architecture for Very Large Packet Switches", Proceedings of IEEE Globecom '89, Dallas, Tex., Nov. 1989, pp. 1801-1809.
H. Ahmadi et al, "A Survey of Modern High-Performance Switching Techniques", IEEE Journal on Selected Areas in Communications, vol. 7, No. 7, Sep. 1989, pp. 1091-1103.
R. J. Baumert et al, "A Monolithic 50-200 MHz CMOS Clock Recovery and Retiming Circuit", Proceedings of the IEEE 1989 Custom Integrated Circuits Conference, pp. 14.5.1-14.5.4.
H. Kuwahara et al, "A Shared Buffer Memory Switch for an ATM Exchange", International Conference on Communications--ICC '89, Boston, 1989, pp. 4.4.1-4.4.5.
H. Uematsu et al, "A Cell-Base Cross-Connect Switch for ATM Broadband Networks", Singapore International Conference on Networks 1989, pp. 1-6.
P. Newman, "A Fast Packet Switch for the Integrated Services Backbone Network", IEEE Journal on Selected Areas in Communications, vol. 6, No. 9, Dec. 1988, pp. 1468-1479.
B. Bingham et al "Reservation-Based Contention Resolution Mechanism for Batcher-Banyan Packet Switches", Electronics Letters, Jun. 23, 1988, vol. 24, No. 13, pp. 772-773.
S. R. Li, "Theory of Periodic Contention and Its Application to Packet Switching", Proceedings of the Seventh Annual Joint Conference of the IEEE Computer and Communications Societies--Infocom '88, pp. 4A.1.1-4A.1.6.
J. Hui et al, "A Broadband Packet Switch for Integrated Transport", IEEE Journal on Selected Areas in Communications, vol. SAC-5, No. 8, Oct. 1987, pp. 1264-1273.
J. J. Kulzer et al, "Statistical Switching Architectures for Future Services", International Switching Symposium ISS '84, Florence, Italy, May 7-11, 1984, Session 43A, Paper 1, pp. 1-5.
Auer Ivan P.
Cisneros Arturo
Hayward Gary A.
Bell Communications Research Inc.
Falk James W.
Olms Douglas W.
Samuel T.
Suchyta Leonard Charles
LandOfFree
Packet address look-ahead technique for use in implementing a hi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packet address look-ahead technique for use in implementing a hi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packet address look-ahead technique for use in implementing a hi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-928047