Packaging system for stacking integrated circuits

Details Packaging system for stacking integrated circuits Packaging system for stacking integrated circuits

1988-04-15

1990-08-28

Hille, Rolf

357 75, 357 74, H01L 2312, H01L 2304, H01L 2314

Patent

active

049530054

ABSTRACT:
Integrated circuit dies are mounted to the interconnection leads on frames of tape automatic bonding (TAB) film. Thereafter, each frame of the TAB film with the attached integrated circuit die is affixed to an electrically insulating, thermally conductive plate to form a sandwich structure. A number of sandwich structures are bonded together to form a stack of sandwiches. The interconnection leads of each sandwich in the stack are selectively electrically connected to the interconnection leads of other sandwiches in the stack to form a system of electrically interconnected integrated circuits. The system is compact and has short interconnection paths between integrated circuits so that the propagation delays of signals between integrated circuits are minimized.

REFERENCES:
patent: 3988196 (1976-10-01), Wanesky
patent: 3992236 (1976-11-01), Wanesky
patent: 3999105 (1976-12-01), Archey et al.
patent: 4023997 (1977-05-01), Wanesky
patent: 4218701 (1980-08-01), Shirasaki
patent: 4288841 (1981-09-01), Gogal
patent: 4330790 (1982-05-01), Burns
patent: 4394712 (1983-07-01), Anthony
patent: 4398235 (1983-08-01), Lutz et al.
patent: 4437109 (1984-03-01), Anthony et al.
patent: 4457976 (1984-07-01), Faith, Jr. et al.
patent: 4499655 (1985-02-01), Anthony
patent: 4500905 (1985-02-01), Shibata
patent: 4525921 (1985-07-01), Carson et al.
patent: 4547795 (1985-10-01), Wulff
patent: 4551629 (1985-11-01), Carson et al.
patent: 4554575 (1985-11-01), Lucas
patent: 4600611 (1986-07-01), Clark
patent: 4613891 (1986-09-01), Ng et al.
patent: 4618763 (1986-10-01), Schmitz
patent: 4622433 (1986-11-01), Frampton
patent: 4631573 (1986-12-01), Sutrina
patent: 4661837 (1987-04-01), Sono
patent: 4672418 (1987-06-01), Moran et al.
patent: 4698663 (1987-10-01), Sugimoto et al.
Hamilton et al., "Thermal Stress Resistant Solder Reflow Chip Joints,"IBM Technical Disclosure Bulletin, vol. 14, No. 1, Jun. 1971, pp. 257-258.

Affiliated with

Also associated with

Rating

Packaging system for stacking integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packaging system for stacking integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaging system for stacking integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1593504