Packaging method for flip-chip type semiconductor device

Metal working – Method of mechanical manufacture – Electrical device making

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

29834, 2281791, B23K 3102

Patent

active

052973336

ABSTRACT:
In a packaging method for a flip-chip type semiconductor device, the method in which the rear surface sides of a plurality of semiconductor chips having solder bump electrodes on their front surfaces are fixed temporarily with an adhesive to the respective predetermined locations on the flat surface of a block, the block and a circuit board are positioned by placing the flat surface of the block opposed to the front surface of the circuit board where pads are formed, the solder bump electrodes and the pads are brought into contact by bringing them close to each other without the intermediary of soldering flux, and the plurality of semiconductor chips are bonded in a lump to the circuit board by welding the solder bump electrodes to the pads through reflowing of the solder of the solder bump electrodes by subjecting them to heat treatment.

REFERENCES:
patent: 3387365 (1968-06-01), Stelmak
patent: 3486223 (1969-12-01), Butner
patent: 3811186 (1974-05-01), Larnerd et al.
patent: 3859723 (1975-01-01), Hamer et al.
patent: 4941255 (1990-07-01), Bull
patent: 5109269 (1992-04-01), Holzman
patent: 5148968 (1992-09-01), Schmidt et al.
IBM Tech. Disclosure, "Solderless Assembly Method for Semiconductor Carriers", vol. 35, No. 3, Aug. 1992.
"Advance Packaging Technologies in U.S.--an Overview", IMC 1988 Proceedings, Tokyo, May 25-27, 1988, pp. 12-17, Rao R. Tummala.
"Thermal/Stress Analysis of a Multichip Package Design", Proceedings of the 39th Electronic Components Conference, May 1989, pp. 668-671.
"Thermal dry process soldering", P. A. Moskowitz, et al., J. Vac. Sci. Technol. A4(3), May/Jun. 1986, pp. 838-840.
"Passive-Silicon-Carrier Design and Characteristics", H. Schettler, IEEE 0569-5503/90/0000, pp. 559-561.
"New Film Carrier Assembly Technology: Transferred Bump TAB", Hatada et al., IEEE Transactions on Components, Hybrids, and Mfg. Tech., vol. CHMT-10, No. 3, Sep. 1987.
"Chip Alignment Templates for Multichip Module Assembly", Tewksbury et al., IEEE Transactions on Components, Hybrids, and Mfg. Techn., vol. CHMT-10, No. 1, Mar. 1987.
"Self-Aligned Controlled Collapse Chip Connect (SAC4)", Pfeiffer et al, J. Electrochem. Soc.:Solid-State Science and Technology, Nov. 1987.
"Multichip Packaging Design for VLSI-Based Systems", Bartlett et al., IEEE Transactions on Comp., Hybrids, and Mfg. Tech., vol. CHMT-10, No. 4, Dec. 1987.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Packaging method for flip-chip type semiconductor device does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packaging method for flip-chip type semiconductor device, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaging method for flip-chip type semiconductor device will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-784250

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.