Packaging and interconnect system for integrated circuits

Details Packaging and interconnect system for integrated circuits Packaging and interconnect system for integrated circuits

1996-03-25

1998-08-18

Saadat, Mahshid D.

Active solid-state devices (e.g., transistors, solid-state diode

Housing or package

For plural devices

257679, 257787, 257773, 257685, H01L 2334, H01L 2302, H01L 2328

Patent

active

057961646

ABSTRACT:
A thin MCM packaging structure and technique is provided in which a thin film decal interconnect circuit is fabricated on a thin aluminum wafer. The thin-film decal interconnect employs Au metallurgy for bonding and comprises a bond pad/ground plane layer, topside pads, and one or more routing layers. The top routing layer also acts as the pad layer along the edge of the interconnect structure. The underside of the decal interconnect structure is provided with metal pads for attachment to conventional aluminum or gold I/O pads on one surface of the integrated circuit die. A thermosonic bonding system is used to bond the die pads to the pads. The aluminum wafer is selectively removed forming one or more cavities to hold one or more die to be mounted on the MCM structure. The die are oriented with their pads in contact with contact pads on the thin-film decal interconnect to which they are bonded and the cavities are filled with a liquid encapsulant and cured. A leadframe has inner bond leads electrically bonded to bonding pads of the thin film multilayer interconnect circuit disposed about a periphery thereof and a multi-layer laminate board is mechanically bonded over the thin film multilayer interconnect circuit and over the inner bond leads of the lead frame and has a first layer including conductive pads extending outward from about an inner periphery thereof, and a second layer including apertures aligned with outwardly extending portions of the conductive pads.

REFERENCES:
patent: 4549200 (1985-10-01), Ecker et al.
patent: 5027190 (1991-06-01), Haghiri-Tehrani et al.
patent: 5239198 (1993-08-01), Lin et al.
patent: 5422514 (1995-06-01), Griswold et al.
patent: 5608261 (1997-03-01), Bhattacharyya et al.

Affiliated with

Also associated with

Rating

Packaging and interconnect system for integrated circuits does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Packaging and interconnect system for integrated circuits, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaging and interconnect system for integrated circuits will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1117150