Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – Multiple housings
Reexamination Certificate
2005-05-17
2005-05-17
Zarneke, David A. (Department: 2829)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
Multiple housings
Reexamination Certificate
active
06894380
ABSTRACT:
A method of packaging semiconductor devices is described. In one embodiment, the method comprises providing a section of wafer mount tape, applying an adhesive layer to the wafer mount tape, stretching the wafer mount tape and the adhesive layer, attaching a wafer to the stretched adhesive layer, cutting the wafer and the adhesive layer, the wafer being cut into a plurality of die, and curing the wafer mount tape. In further embodiments, the method comprises removing at least one of the plurality of die from the wafer mount tape, the removed die having a portion of the adhesive layer coupled thereto, providing a die having a plurality of wire bonds coupled thereto, and coupling the adhesive layer on the removed die to the die having the wire bonds coupled thereto. In another aspect, the present invention is directed to a plurality of stacked semiconductor devices that comprise a first die, the first die having an upper surface, a second die positioned above the first die, the second die having a bottom surface, and an adhesive layer positioned between and coupled to each of the first die and the second die, the adhesive layer comprised of first and second surfaces, the first surface of the adhesive layer being coupled to the bottom surface of the second die thereby defining a first contact area, the second surface of the adhesive layer being coupled to the upper surface of the first die thereby defining a second contact area, the second contact area being less than the first contact area.
REFERENCES:
patent: 5411921 (1995-05-01), Negoro
patent: 5882956 (1999-03-01), Umehara et al.
patent: 6353263 (2002-03-01), Dotta et al.
Connell Michael E.
Jiang Tongbi
Micro)n Technology, Inc.
Williams Morgan & Amerson P.C.
Zarneke David A.
LandOfFree
Packaged stacked semiconductor die and method of preparing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Packaged stacked semiconductor die and method of preparing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Packaged stacked semiconductor die and method of preparing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3396895