Overvoltage-tolerant input-output buffers having a switch config

Electricity: electrical systems and devices – Safety and protection of systems and devices – Transient responsive

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

326 81, 327328, H02H 322

Patent

active

059148446

ABSTRACT:
The invention relates to a mixed voltage bus system and in particular, interfaces between a number of integrated circuits and a bus where some of the integrated circuits operate at one logic level and others operate at a different logic level. An overvoltage tolerant interface for a semiconductor integrated device particulary useful in such a system may contain a pad, a pull-up transistor coupled to the pad, a voltage supply having an operating voltage, and an isolation switch operative to isolate the pull-up transistor from the voltage supply when a voltage at the pad exceeds the operating voltage of the voltage supply.

REFERENCES:
patent: 4472647 (1984-09-01), Allgood et al.
patent: 4555642 (1985-11-01), Morales
patent: 4642488 (1987-02-01), Parker
patent: 4698526 (1987-10-01), Allan
patent: 4763021 (1988-08-01), Stickel
patent: 4825415 (1989-04-01), Nakaizumi
patent: 4930112 (1990-05-01), Tanaka et al.
patent: 4937700 (1990-06-01), Iwahashi
patent: 4964084 (1990-10-01), Jung et al.
patent: 5115150 (1992-05-01), Ludwig
patent: 5117177 (1992-05-01), Eaton, Jr.
patent: 5144167 (1992-09-01), McClintock
patent: 5247212 (1993-09-01), Vinal
patent: 5268599 (1993-12-01), Matsui
patent: 5300832 (1994-04-01), Rogers
patent: 5329184 (1994-07-01), Redfern
patent: 5359240 (1994-10-01), Sandhu
patent: 5359243 (1994-10-01), Norman
patent: 5406139 (1995-04-01), Sharpe-Geisler
patent: 5455527 (1995-10-01), Murphy et al.
patent: 5455532 (1995-10-01), Bass
patent: 5467031 (1995-11-01), Nguyen et al.
patent: 5510738 (1996-04-01), Gorecki et al.
patent: 5555149 (1996-09-01), Wert et al.
patent: 5570043 (1996-10-01), Churchill
patent: 5574678 (1996-11-01), Gorecki
patent: 5576635 (1996-11-01), Partovi et al.
Rakesh Patel, et al., A 3.3-V Programmable Logic Device that Addresses Low Power Supply and Interface Trends, 1997, IEEE Custom Integrated Circuits Conference.
Marcel J. M. Pelgrom, et al., A 3/5 V Compatible I/O Buffer, Jul. 1995, IEEE Journal of Solid-State Circuits, vol. 30, No. 7.
Daniel W. Dobberpuhl, et al., A 200-MHz 64-b Dual-Issue CMOS Microprocessor, Nov., 1992, IEEE Journal of Solid-State Circuits, vol. 27, No. 11.
Makoto Ueda, et al., A 3.3V ASIC for Mixed Voltage Applications with Shut Down Mode, 1993, IEEE Custom Integrated Circuits Conference.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Overvoltage-tolerant input-output buffers having a switch config does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Overvoltage-tolerant input-output buffers having a switch config, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overvoltage-tolerant input-output buffers having a switch config will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1712098

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.