Electricity: electrical systems and devices – Safety and protection of systems and devices – Voltage regulator protective circuits
Patent
1995-04-28
1996-09-10
Gaffin, Jeffrey A.
Electricity: electrical systems and devices
Safety and protection of systems and devices
Voltage regulator protective circuits
361 56, H02H 700
Patent
active
055551491
ABSTRACT:
The present invention provides input and output buffers which block the charge leakage from the bus to the internal power supply when the bus voltage exceeds the internal power supply voltage or when the buffer is powered down. An isolation transistor is connected in series with a pull-up transistor between the internal power supply and the output terminal which is connected to the bus. A circuit that controls the pull-up transistor in response to an enable signal and a data input signal, controls also the isolation transistor so that when the driver is enabled and the pull-up transistor is on, the isolation transistor is also on allowing the pull-up transistor to drive the output terminal. A transistor between the circuit and the isolation transistor gate isolates the gate from the circuit when the driver is disabled. Thus, when the driver is disabled, the circuit does not control the isolation transistor. Instead, the isolation transistor is controlled by a pass-through transistor connected between the gate of the isolation transistor and the output terminal. When the driver is enabled, the pass-through transistor is off. When the driver is disabled and the output terminal voltage exceeds the predetermined value, the pass-through transistor turns on to turn off the isolation transistor. The isolation transistor is a PMOS transistor in some embodiments. The isolation transistor drain and backgate are connected to turn off the drain/backgate diode.
REFERENCES:
patent: 3949242 (1976-04-01), Hirasawa et al.
patent: 4583203 (1986-04-01), Monk
patent: 4583204 (1986-04-01), Takemae et al.
patent: 4670668 (1987-06-01), Liu
patent: 4670861 (1987-06-01), Shu et al.
patent: 4782250 (1988-11-01), Adams et al.
patent: 4825275 (1989-04-01), Tomassetti
patent: 4862240 (1989-08-01), Watanabe et al.
patent: 4864373 (1989-09-01), Miyashita
patent: 4906056 (1990-03-01), Taniguchi
patent: 4930112 (1990-05-01), Tanaka et al.
patent: 4937700 (1990-06-01), Iwahashi
patent: 4952825 (1990-08-01), Yoshida
patent: 4961010 (1990-10-01), Davis
patent: 5004936 (1991-04-01), Andresen
patent: 5027008 (1991-06-01), Runaldue
patent: 5036222 (1991-07-01), Davis
patent: 5060044 (1991-10-01), Tomassetti
patent: 5087579 (1992-02-01), Tomassetti
patent: 5117129 (1992-05-01), Hoffman et al.
patent: 5134316 (1992-07-01), Ta
patent: 5160855 (1992-11-01), Dobberpuhl
patent: 5191244 (1993-03-01), Runaldue et al.
patent: 5300832 (1994-04-01), Rogers
Paper entitled: "A Tidal Wave of 3-V ICs Opens Up Many Options" by Dave Bursky, published in Electronic Design, Aug. 20, 1992, pp. 37-47.
Article entitled: "Level Transistor Logic with no DC Power Dissipation" published in the International Technology Disclosure Journal 9:06 by author unknown 104279.
Duncan Richard L.
Wert Joseph D.
Gaffin Jeffrey A.
Medley Sally C.
National Semiconductor Corporation
LandOfFree
Overvoltage protection does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Overvoltage protection, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Overvoltage protection will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1325537