Oversampling A/D converter with two capicitor arrays

Details Oversampling A/D converter with two capicitor arrays Oversampling A/D converter with two capicitor arrays

1988-06-29

1989-12-19

Shoop, Jr., William M.

Coded data generation or conversion

Sample and hold

341166, H03M 152

Patent

active

048885878

ABSTRACT:
An oversampling A/D converter having a pair of sample and hold circuits that alternately sample an input signal at high frequency and a pair of arithmetic circuits that determine the difference between a respective sampled and hold signal and a local analog signal. The difference signals are alternatively integrated and quantized into an output signal. The local analog signals are generated from the quantized output signal and supplied to the arithmetic circuit.

REFERENCES:
patent: 4308524 (1981-12-01), Harrison et al.
patent: 4621254 (1986-11-01), Belcher
Yujawa et al, "An Oversampling A-To-D Converter Structure for VLSI Digital CODEC's", ICASSP-IEEE International Conference on Acoustics, Speech, and Signal Processing, Mar. 26-29, 1985, pp. 1400-1403.

Affiliated with

Also associated with

Rating

Oversampling A/D converter with two capicitor arrays does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Oversampling A/D converter with two capicitor arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Oversampling A/D converter with two capicitor arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1905257