Static information storage and retrieval – Floating gate – Particular connection
Reexamination Certificate
2005-05-17
2005-05-17
Nguyen, Matthew V. (Department: 2838)
Static information storage and retrieval
Floating gate
Particular connection
C323S909000
Reexamination Certificate
active
06894928
ABSTRACT:
An apparatus and method is provided for adjusting a reference voltage at an output terminal of a floating gate reference voltage generator circuit in order to improve the accuracy of the reference voltage at an input terminal of a load circuit. The apparatus and method compensates for the voltage drop produced between the output terminal of the reference voltage generator circuit and the input terminal of the load circuit, and includes a capacitor for capacitively coupling the voltage at the input terminal of said load circuit to a floating gate, and a differential amplifier operatively coupled to the floating gate which acts in response to the capacitively coupled load circuit input voltage to adjust the voltage at the output terminal such that the voltage at the input terminal of the load circuit becomes equal to the reference voltage.
REFERENCES:
patent: 4935702 (1990-06-01), Mead et al.
patent: 4953928 (1990-09-01), Anderson et al.
patent: 4980859 (1990-12-01), Guterman et al.
patent: 5059920 (1991-10-01), Anderson et al.
patent: 5095284 (1992-03-01), Mead
patent: 5166562 (1992-11-01), Allen et al.
patent: 5243554 (1993-09-01), Allen et al.
patent: 5606522 (1997-02-01), Chai
patent: 5629891 (1997-05-01), LeMoncheck et al.
patent: 5781489 (1998-07-01), Okamoto
patent: 5875126 (1999-02-01), Minch et al.
patent: 5986927 (1999-11-01), Minch et al.
patent: 6097632 (2000-08-01), Roohparvar
patent: 6297689 (2001-10-01), Merrill
patent: 6407946 (2002-06-01), Maruyama et al.
Fowler, et al., “Electron Emission in Intense Electric Fields”,Royal Soc. Proc., A, vol. 119 (1928).
Lenzlinger, et al., “Fowler-Nordheim Tunneling Into Thermally Grown Si02”, Applied Physics, Vo. 40, No. 1 (Jan. 1969).
Carley, “Trimming Analog Circuits Using Floating-Gate Analog MOS Memory”, IEEE Journal of Solid-State Circuits, vol. 24, No. 6 (Dec. 1989).
Hasler, et al. “Adaptive Circuits Using pFET Floating-Gate Devices”, pp. 1-15 (undated).
Figueroa, et al., “A Floating-Gate Trimmable High Resolution DAC in Standard 0.25μm CMOS”, Nonvolatile Semiconductor Memory Workshop, pp. 46-47 (Aug. 2001).
Coudert Brothers LLP
Intersil America's Inc.
Nguyen Matthew V.
LandOfFree
Output voltage compensating circuit and method for a... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output voltage compensating circuit and method for a..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output voltage compensating circuit and method for a... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3419590