Output stage and related logic control method applied to...

Details Output stage and related logic control method applied to... Output stage and related logic control method applied to...

2011-07-26

2011-07-26

Hjerpe, Richard (Department: 2629)

Computer graphics processing and selective visual display system

Plural physical display element control system

Display elements arranged in matrix

C345S100000

Reexamination Certificate

active

07986290

ABSTRACT:
Output stage and related method applied to source driver/chip of LCD panel. While performing dot polarization inversion for even/odd channels of LCD panel, n-channel and p-channel MOS transistors of symmetric layout are respectively adopted for alternately transmitting a positive polarization signal of higher swing range and a negative polarization signal of lower swing range from corresponding drivers of asymmetric layout to the even/odd channels, such that a layout area for alternating polarizations can be reduced. Also, the invention directly ties inputs of the output drivers to VDDor VSSso as to turn off the drivers for providing high impedance at the even/odd channels when necessary.

REFERENCES:
patent: 6894665 (2005-05-01), Zimlich
patent: 7133013 (2006-11-01), Kamezaki et al.
patent: 2004/0169543 (2004-09-01), Doutreloigne et al.

Affiliated with

Also associated with

Rating

Output stage and related logic control method applied to... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output stage and related logic control method applied to..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output stage and related logic control method applied to... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2693615