Output pad electrostatic discharge protection circuit for MOS de

Details Output pad electrostatic discharge protection circuit for MOS de Output pad electrostatic discharge protection circuit for MOS de

1991-08-20

1993-05-04

DeBoer, Todd E.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Load shunting by fault responsive means

361 91, 361111, 307550, 257358, 257355, H02H 904

Patent

active

052087190

ABSTRACT:
A circuit protects the series coupled PMOS-NMOS transistor output stage, input stage or input/output stage commonly found in a CMOS device from output pad ESD, whether or not the CMOS device is mounted in a circuit board or coupled to a power source. The circuit includes a second PMOS transistor whose output leads are coupled between the output pad and the gate of the output NMOS transistor, and also includes a resistor coupled between the gate of this second PMOS transistor and a voltage source node. A positive potential ESD at the output pad will turn on the second PMOS transistor, thereby coupling positive ESD potential to the gate of the output NMOS transistor. This causes the output NMOS transistor to turn on, avoiding the "snapback" mode destruction that would occur if the second PMOS transistor were not present. The resistor cooperates with the intrinsic capacitance present at the gate of the second PMOS transistor to form an RC filter that prevents noise transients coupled to this gate from turning on the second PMOS transistor. A second preferred embodiment is a protective circuit that includes the above described series coupled output PMOS, NMOS transistors, the second PMOS transistor, and the resistor. This embodiment provides output pad ESD protection to other circuits (drivers, for example) coupled to the input gate of the output transistors, or circuits (input buffers, for example), coupled to the output pad.

REFERENCES:
patent: 4066918 (1978-01-01), Heuner et al.
patent: 4678950 (1987-07-01), Mitake
patent: 4855620 (1989-08-01), Davvury et al.
patent: 5021853 (1991-06-01), Mistry

Affiliated with

Also associated with

Rating

Output pad electrostatic discharge protection circuit for MOS de does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output pad electrostatic discharge protection circuit for MOS de, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output pad electrostatic discharge protection circuit for MOS de will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1979125