Static information storage and retrieval – Floating gate – Particular connection
Patent
1999-10-19
2000-09-12
Nguyen, Viet Q.
Static information storage and retrieval
Floating gate
Particular connection
36518523, 36518533, 36523003, 36523004, 36523006, 36523008, G11C 1604
Patent
active
061186988
ABSTRACT:
A flash memory chip including a synchronization circuit for multiplexed sense amplifier output signal paths is disclosed. The synchronization circuit includes a signal generator, sense amplifiers and an output multiplexer. The arrival of data from the sense amplifiers to the output multiplexer is equalized. Equalization is achieved by adjusting the signal path length, and thereby the resistance and capacitance, of the signal paths from the signal generator to the sense amplifiers which carry the signal to cause the sense amplifiers to transmit their data to the output multiplexers.
REFERENCES:
patent: 5263000 (1993-11-01), Buskirk et al.
patent: 5291446 (1994-03-01), Buskirk et al.
patent: 5612921 (1997-03-01), Chang et al.
patent: 5708387 (1998-01-01), Cleveland et al.
patent: 5745401 (1998-04-01), Lee
patent: 5835406 (1998-11-01), Chevallier et al.
patent: 5841696 (1998-11-01), Chen et al.
patent: 5847998 (1998-12-01), Buskirk
patent: 5867430 (1999-02-01), Chen et al.
patent: 5912852 (1999-06-01), Lawrence et al.
patent: 5959881 (1999-09-01), Trimberger et al.
patent: 5999480 (1999-12-01), Ong et al.
patent: 6005803 (1999-12-01), Kuo et al.
patent: 6016270 (2000-01-01), Thummalapally et al.
Brian Dipert and Markus Levy "Designing with Flash Mrmory--The definitive guide to designing flash memory hardware and software for components and PCMCIA cards", Annabooks, ISBN 0-929392-17-5, Ch. 3, pp. 23-44.
AMD, Technology Background brochure, "3.0 Volt-only Page Mode Flash Memory Technology."
AMD, Technology Background brochure, "3.0 Volt-only Burst Mode Flash Memory Technology".
AMD, Technology Background brochure, "1.8 Volt-only Flash Memory Technology."
AMD, Technology Background brochure, "AMD DL160 and DL320 Series Flash: New Densities, New Features".
Intel Corporation, "Common Flash Memory Interface Specification", Release 1.1, May 30, 1997.
AMD, "Common Flash Memory Interface Publication 100--Vendor & Device ID Code Assignments", Jul. 25, 1996, vol. 96.1.
AMD "Am29DL162C/AM29DL163C 16 Megabit (2 M.times.8-Bit/1 M.times.16-Bit) CMOS 3.0 Volt-only, Simultaneous Operation Flash Memory", Publication 21533, Rev: C Amendment/+2, Jul. 14, 1999.
Intel Corporation, "1.8 Volt Intel.RTM. Dual-Plane Flash Memory 28F320D18 (.times.16)", Product Review Datasheet, Order Number: 290672-002, Oct. 1999.
Macronix International Co.,Lltd. "MXIC Advance Information MX29VW160T/B--16M-BIT [2M.times.8-BIT/1M.times.16-BIT] Simultaneous Read/Write Single 2.5V Operation Flash Memory", P/N:PM0567, Rev. 0.8, May 17, 1999.
ATMEL Corporation, "ATMEL.RTM. 16-megabit (1M.times.16/2M.times.8) 3-volt Only Flash Memory", Rev. 0925H-Aug. 1999.
STMicroelectronics, "M59DR032A, M59DR032B, 32 Mbit (2Mb.times.16, Dual Ban, Page) Low Voltage Flash Memory", preliminary data, Oct. 1999, pp. 1-38.
"AMD--Flash Introduction", obtained at the internet address http://www.amd.com/products
vd/overview/flash.sub.-- intro.html, Apr. 14, 1999.
"AMD--simultaneous Read/Write", obtained at the internet address http://www.amd.com/products
vd/overview/simuintro.html, Jul. 12, 1999.
"AMD News Release #9879", obtained at the internet address http://www.amd.com
ews/prodpr/9879.html.
"Intel.RTM. 1.8 Volt Dual-plane 32-Mbit Flash Memory (D18)", obtained at the internet address http://www.intel.com/design/flcomp/prodbref/298131.htm, Nov. 18, 1999.
U.S. application, No. 09/159,029, filed Sep. 23, 1998.
U.S. application, No. 09/159,142, filled Sep. 23, 1998.
U.S. application, No. 09/159,489, filed Sep. 23, 1998.
Akaogi Takao
Chen Tien-Min
Kurihara Kazuhiro
Advanced Micro Devices , Inc.
Nguyen Viet Q.
LandOfFree
Output multiplexing implementation for a simultaneous operation does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output multiplexing implementation for a simultaneous operation , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output multiplexing implementation for a simultaneous operation will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-101961