Output delay circuit

Details Output delay circuit Output delay circuit

1998-07-23

2000-10-03

Lam, Tuan T.

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Having specific delay in producing output waveform

327273, 327279, G01R 3128

Patent

active

06127870&

ABSTRACT:
An output delay circuit has a counter which is reset at every input of an input signal of a first signal state thereto and counts input clocks while the input signal of a second signal state is inputted thereto; a comparator for comparing an accumulated number of the input clocks having been counted by the counter with a predetermined clock number set in advance; and a logic circuit for, when it is determined by the comparator that the accumulated number of the input clocks is less than the predetermined clock number, outputting an output signal having a signal state same as the first signal state of the input signal, while for, when it is determined by the comparator that the accumulated number of the input clocks is not less than the predetermined clock number, outputting an output signal having a signal state same as the second signal state of the input signal

REFERENCES:
patent: 4566111 (1986-01-01), Tanagawa
patent: 4606058 (1986-08-01), Kruger et al.
patent: 5638017 (1997-06-01), Kim
patent: 5867050 (1999-02-01), Matsuura

Affiliated with

Also associated with

Rating

Output delay circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output delay circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output delay circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-199455