Output circuit with improved timing control circuit

Details Output circuit with improved timing control circuit Output circuit with improved timing control circuit

1987-01-29

1989-01-10

Heyman, John S.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307595, 307602, 307265, 365189, 365194, H03K 513, G11C 700

Patent

active

047975733

ABSTRACT:
A memory output circuit which can ensure the sufficient width of output data even in the case of high speed memory operation. The output circuit comprises an output section, a driver circuit for controlling the output section in response to a control signal, and a delay circuit adapted to reset the driver circuit when a predetermined time has elapsed from the enabling of the output section.

REFERENCES:
patent: 4061933 (1977-12-01), Schroeder et al.
patent: 4322825 (1982-03-01), Nagami
patent: 4390797 (1983-06-01), Ishimoto
patent: 4443714 (1984-04-01), Nakano et al.

Affiliated with

Also associated with

Rating

Output circuit with improved timing control circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output circuit with improved timing control circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit with improved timing control circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2109082