Output circuit of PWM inverter wherein floating time is reduced

Details Output circuit of PWM inverter wherein floating time is reduced Output circuit of PWM inverter wherein floating time is reduced

1994-02-24

1996-07-09

Wong, Peter S.

Electric power conversion systems

Current conversion

With condition responsive means to control the output...

363 41, H02M 544

Patent

active

055351158

ABSTRACT:
An output circuit of a PWM inverter for PWM controlling a coil voltage of a motor includes an N channel power element, a P channel power element, a current control circuit having a current output terminal, and a second current control circuit having a current input terminal. A current flowing out from the current output terminal of the first current control circuit and a current flowing in from the current input terminal of the second current control circuit are subjected to particular control to thereby control the N channel power element and the P channel power element. The output circuit of the PWM inverter is configured inexpensively to control a voltage of a motor winding terminal with very small error and with low power consumption.

REFERENCES:
patent: 5038247 (1991-08-01), Kelley et al.
patent: 5107151 (1992-04-01), Cambier

Affiliated with

Also associated with

Rating

Output circuit of PWM inverter wherein floating time is reduced does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output circuit of PWM inverter wherein floating time is reduced, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit of PWM inverter wherein floating time is reduced will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1872817