Output circuit for PWM inverter with no floating state

Details Output circuit for PWM inverter with no floating state Output circuit for PWM inverter with no floating state

1997-02-25

1999-01-12

Wong, Peter S.

Electric power conversion systems

Current conversion

Using semiconductor-type converter

363 41, 363 98, H02M 75387, H02M 112, H02M 324

Patent

active

058597700

ABSTRACT:
An output circuit for a PWM inverter is provided which has an N-type first power device and a P-type second power device. Gates of the first and second power devices are connected to each other. Also, emitters of the first and second power devices are connected to each other. An input electrode control circuit controls the voltage applied to the common gates with respect to the common emitters. The voltage may be a positive or negative value, or zero. The input electrode control circuit controls the conduction states of the two power devices based upon the states of input light emitting devices associated with a first and second photocoupler (current generator). When both of the photocouplers are not lit, no current is generated and the conduction states of the power devices are instantaneously interrupted.

REFERENCES:
patent: 4777579 (1988-10-01), Jahns et al.
patent: 4934822 (1990-06-01), Higaki
patent: 5347444 (1994-09-01), Takada et al.
patent: 5535115 (1996-07-01), Kishi et al.

Affiliated with

Also associated with

Rating

Output circuit for PWM inverter with no floating state does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Output circuit for PWM inverter with no floating state, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit for PWM inverter with no floating state will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1521661