Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1988-10-24
1990-06-12
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307594, 307548, 307585, 307473, 307443, H03K 508, H03K 1704, H03K 17687, H03K 19017
Patent
active
049335790
ABSTRACT:
An output circuit for outputting an output signal in response to an input signal having first and second voltage levels, comprises first circuit responsive to the input signal for generating a first signal including a low impedance portion corresponding to the duration of the second level of the input signal. A second circuit responsive to the input signal is further provided to supply a second signal including a low impedance portion which exists after the duration of the second voltage level of the input signal. The first and the second signals are combined to produce the output signal.
REFERENCES:
patent: 4350906 (1982-09-01), Gillberg
patent: 4449064 (1984-05-01), Eckert et al.
patent: 4728822 (1988-03-01), Kusaka et al.
patent: 4739198 (1988-04-01), Maruyama
patent: 4772812 (1988-09-01), Desmarais
patent: 4794281 (1988-12-01), Onodera et al.
patent: 4797585 (1989-01-01), Segawa et al.
TC 74HCO3 P/F Technical Data Sheet.
Niewiadomski, "Logic Functions from Tri-State/Analogue Gates", New Electronics, vol. 15, No. 12, p. 69, Jun. 1982.
Isobe Mitsuo
Kobayashi Makiji
Bertelson David R.
Kabushiki Kaisha Toshiba
Miller Stanley D.
LandOfFree
Output circuit for a semiconductor device for reducing rise time does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output circuit for a semiconductor device for reducing rise time, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output circuit for a semiconductor device for reducing rise time will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-619036