Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1992-01-21
1994-01-04
Westin, Edward P.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307443, 3072968, H03K 19092, H03K 1716
Patent
active
052763650
ABSTRACT:
An output buffer circuit is disclosed in which a first signal whose voltage amplitude is smaller than the voltage between zero and the power source voltage VDD and the minimum level is the same as the ground level Gnd and a second signal whose maximum level is the same as the power source voltage VDD but the voltage amplitude is smaller than the voltage between zero and the power source voltage VDD are generated, and it is thereby arranged such that maximum value of the voltages applied between any two terminals of all of the MOS transistors constituting the output buffer circuit becomes .vertline.VDD-threshold voltage of MOS transistor.vertline.. Therefore, the withstand voltage of devices can be substantially improved. In addition, depending on the first and second signals, the finally output signal can be given the amplitude between the ground level Gnd and the power source voltage VDD.
REFERENCES:
patent: 4583203 (1986-04-01), Monk
patent: 4663584 (1987-05-01), Okada et al.
patent: 4794283 (1988-12-01), Allen et al.
patent: 4827159 (1989-05-01), Naganuma
patent: 5013937 (1991-05-01), Aoki
patent: 5157281 (1992-10-01), Santin et al.
Roseen Richard
Sony Corporation
Westin Edward P.
LandOfFree
Output buffer circuit with two level shifts and bias does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Output buffer circuit with two level shifts and bias, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Output buffer circuit with two level shifts and bias will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-310096