Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1983-10-07
1985-11-12
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307200A, 307467, 324 73R, H03K 19092, H03K 1762
Patent
active
045530491
ABSTRACT:
Integrated circuit logic chips often oscillate during testing because the large unbypassed inductance of the test fixture causes off-chip driver switching noise to be fed back to the logic chip power supply. Oscillation may be prevented by adding an inhibit receiver and an off-chip driver inhibit network to the logic chip. The off-chip driver inhibit network provides a fan out path from the inhibit receiver to each off-chip driver. In response to an inhibit signal applied to the inhibit receiver, the inhibit network forces each of the off-chip drivers to the same logical state, the logic state being the natural logic state assumed by the off-chip drivers upon initial application of power to the chip. The driver inhibit receiver and inhibit network are employed to prevent oscillation at chip power-on, during driver and receiver parametric testing and during input test pattern tests.
REFERENCES:
patent: 3812426 (1974-05-01), Illian
patent: 4000460 (1976-12-01), Kadikia et al.
patent: 4070565 (1978-01-01), Borelli
patent: 4151425 (1979-04-01), Cappa
patent: 4204633 (1980-05-01), Goel
patent: 4357703 (1982-11-01), Van Brunt
patent: 4382197 (1983-05-01), Kiyozuka
patent: 4394588 (1983-07-01), Gaudenzi
patent: 4398106 (1983-08-01), Davidson et al.
patent: 4439858 (1984-03-01), Petersen
patent: 4499579 (1985-02-01), Still et al.
patent: 4513210 (1985-04-01), Barre
IBM TDB, vol. 20, No. 4, Sep. 1977, "Disturbance Reduction Techniques", J. A. Waicukauski, pp. 1415-1417.
IBM TDB, vol. 23, No. 8, Jan. 1981, "Module-in-Place Isolation Technique Using Analog-to-Digital Converters", L. M. Zobniw, pp. 3628-3630.
IBM TDB, vol. 23, No. 8, Jan. 1971, "Test Method for VLSI Semiconductor Chips", H. Gepraegs & H. Tandjung, pp. 3743-3744.
IBM TDB, vol. 23, No. 9, Feb. 1981, "Module-in-Place Testing Autoguided Probe Isolation and Diagnostic Technique", E. W. Jackson & L. M. Zobniw, pp. 4078-4079.
IBM TDB, vol. 25, No. 5, Oct. 1982, "Functionally Independent AC Test for Multi-Chip Packages", P. Goel & M. T. McMahon, pp. 2308-2310.
IBM TDB, vol. 25, No. 5, Oct. 1982, "Control of Simultaneous Driver Switching With Chip Partitioning Aid", M. C. Fraf & W. J. Scarpero, Jr., pp. 2328-2330.
IBM TDB, vol. 25, No. 5, Oct. 1982, "Enhancement to `Chip Test by Isolation`", B. C. Rosales, pp. 2311-2313.
Dorler et al, "Chip-in-Place Testing of Current-Switch Logic", IBM Tech. Disc. Bull., vol. 21, No. 3, Aug. 1978, pp. 1039-1040.
Abilevitz et al, "Circuit for Facilitating the Testing of Semiconductor Chips Mounted on a Module", IBM Tech. Disc. Bull., vol. 22, No. 2, Aug. '79, pp. 1018-1021.
Cha Charles W.
Hartman John W.
Kiesling David A.
Scarpero, Jr. William J.
Bigel Mitchell S.
DeBruin Wesley
Hudspeth D. R.
International Business Machines - Corporation
Miller Stanley D.
LandOfFree
Oscillation prevention during testing of integrated circuit logi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Oscillation prevention during testing of integrated circuit logi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Oscillation prevention during testing of integrated circuit logi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1881866