Boots – shoes – and leggings
Patent
1990-09-28
1992-03-31
Mai, Tan V.
Boots, shoes, and leggings
G06F 752
Patent
active
051013720
ABSTRACT:
A cell array multiplier uses unique adder interconnections to increase the multiplier output speed. More specifically, adder connections for each column of the multiplier are generated by maintaining a list of available inputs for each column. Three inputs are assigned to each full adder, wherein the inputs are chosen from the list based upon the time delay before the input is available. Once three inputs are chosen and assigned to an adder, these inputs are delected from the list and the sum of the newly assigned adder is added to the list. This process is repeated until only a sum remains on the list, which represents the output of that column. By using this method, each stage of each column is assigned the earliest available inputs possible for the column and stage in question. The present invention uses estimates of the time delays of the sum and carry for each full adder. To generate the most efficient configuration, accurate sum and carry delay estimates are necessary.
REFERENCES:
patent: 4168530 (1979-09-01), Gajski et al.
patent: 4556948 (1985-12-01), Mercy
patent: 4575812 (1986-03-01), Kloker et al.
patent: 4736335 (1988-04-01), Barkan
patent: 4748583 (1988-05-01), Noll
patent: 4752905 (1988-06-01), Nakagawa
International Business Machines - Corporation
Mai Tan V.
LandOfFree
Optimum performance standard cell array multiplier does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimum performance standard cell array multiplier, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimum performance standard cell array multiplier will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2264287