Pulse or digital communications – Spread spectrum – Direct sequence
Reexamination Certificate
2007-04-17
2007-04-17
Ha, Dac V. (Department: 2611)
Pulse or digital communications
Spread spectrum
Direct sequence
C375S149000, C375S150000, C375S343000
Reexamination Certificate
active
10676152
ABSTRACT:
A digital timing synchronizer of a receiver is provided for timing synchronization to a transmitter in a wireless communication system, wherein the received signal has a timing error with respect to a reference code. A channel estimator estimates an initial code phase of the received signal. A code generator generates a timing reference code that is adjustable by integer increments. An interpolation feedback circuit is configured for interpolation and correction of the timing error, whereby the interpolation is achieved through an integer code shift, plus a quantized fractional adjustment selected from a look-up table of quantized fractional adjustment values and their associated predetermined interpolator coefficients, from which a time corrected version of the received signal is produced.
REFERENCES:
patent: 6313885 (2001-11-01), Patel et al.
patent: 6483867 (2002-11-01), Mannermaa
patent: 6633255 (2003-10-01), Krasner
patent: 7027486 (2006-04-01), Sullivan
patent: 1 204 215 (2002-05-01), None
patent: 2001-0010342 (2001-02-01), None
patent: 2002-0052440 (2002-07-01), None
A.V. Oppenheim, “Digital Signal Processing,” 1975, Prentice Hall, New Jersey.
R.E. Crochiere et al., “Multirate Digital Signal Processing,” 1983, Prentice Hall, New Jersey.
H. Meyr et al., “Digital Communication Receivers,” A Wiley-Interscience Publication, 1998, John Wiley and Sons, New York.
F.M. Garner, “Interpolation in Digital Modems—Part I: Fundamentals,” IEEE Transactions on Communications, vol. 41, No. 3, Mar. 1993, pp. 501-507.
L. Erup et al., “Interpolation in Digital Modems—Part II: Implementation and Performance,” IEEE Transactions On Communications, vol. 41, No. 6, Jun. 1993, pp. 998-1008.
F.M. Gamer, “Interpolation in Digital Modems —Part I: Fundamentals, ” IEEE Transactions on Communications, vol. 41, No. 3, Mar 1993, pp. 501-507.
L. Erup et al., “Interpolation in Digital Modems —Part II: Implementation and Performance,” IEEE Transactions On Communications, vol. 41, No. 6, Jun. 1993, pp. 998-1008.
Wu, Yik-Chung et al. “FPGA Implementation of Digital Timing Recovery in Software Radio Receiver”, Circuits and Systems, 2000. IEEE APCCAS 2000. The 2000 IEEE Asia-Pacific Conference on Dec. 4-6, 2000, Piscataway, NJ USA, IEEE, pp. 703-707.
R.e.Crochiere et al., “Multirate Digital Signal Processing,” 1983, Prentice Hall, New Jersey.
H. Myer et al., “Digital Communication Receivers, ” A Wiley-Interscience Publication, 1998, John wiley and Sons, New York.
Bultan Aykut
Grieco Donald M.
Ha Dac V.
InterDigital Technology Corporation
Volpe and Koenig P.C.
LandOfFree
Optimum interpolator method and apparatus for digital timing... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimum interpolator method and apparatus for digital timing..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimum interpolator method and apparatus for digital timing... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3756772