Optimizing hardware and software co-simulator

Details Optimizing hardware and software co-simulator Optimizing hardware and software co-simulator

1996-05-14

1998-06-16

Teska, Kevin J.

Boots, shoes, and leggings

395920, 364578, 364490, G06F 9455

Patent

active

057685673

ABSTRACT:
An optimizing hardware-software co-simulator is constituted with a logic simulator, a number of bus interface models, a number of memory models, a number of instruction set simulators, and a co-simulation optimization manager for co-simulating a hardware-software system having memory. Co-simulation is performed with a single coherent view of the memory of the hardware-software system, transparently maintained by the co-simulation optimization manager for both the hardware and software simulations. This single coherent view includes at least one segment of the memory being viewed as configured for having selected portions of the segment to be statically or dynamically configured/reconfigured for either unoptimized or optimized accesses, wherein unoptimized accesses are performed through hardware simulation, and optimized accesses are performed "directly" by the co-simulation optimization manager, by-passing hardware simulation. Co-simulation of a hardware-software system is performed with or without the co-simulation optimization manager optimizing simulation time, which is statically or dynamically configured/reconfigured, and optionally in accordance to a desired clock cycle ratio between hardware and software simulations, also statically or dynamically configured/reconfigured.

REFERENCES:
patent: 4868770 (1989-09-01), Smith et al.
patent: 5493672 (1996-02-01), Lau et al.
patent: 5546562 (1996-08-01), Patel
patent: 5551013 (1996-08-01), Beausoleil et al.
patent: 5640546 (1997-06-01), Gopinath et al.
patent: 5663900 (1997-09-01), Bhandari et al.
"Hardware/Software Selected Cycle Solution", Author: John Wilson, 1994 IEEE, pp. 190-194.
"Synthesis & Simulation of Digital Systems Containing Interacting Hardware & Software Components", Authors: Gupta, Coelho, Jr., DeMicheli, 1992 IEEE, pp. 225-230.
"Realtime Software Development in Multi-Processor, Multi-Function Systems", by M. Minges, IEEE National Aerospace and Electronics, 1990 Conference (NAECON), p. 675-680.
"Miami: A Hardware Software Co-Simulation Environment", by R. Klein, IEEE Rapid System Prototyping, 1996 Workshop, May 1996, pp. 173-177.

Affiliated with

Also associated with

Rating

Optimizing hardware and software co-simulator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimizing hardware and software co-simulator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimizing hardware and software co-simulator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1738301