Boots – shoes – and leggings
Patent
1994-03-09
1995-08-15
Kriess, Kevin A.
Boots, shoes, and leggings
364DIG1, 3642804, 3642805, 3642643, G06F 945
Patent
active
054427908
ABSTRACT:
A method is described for compiling a source code listing into an object code listing and comprises the steps of: extracting a block of source code statements from a source code listings; mapping each source code statement in the block into a wide intermediate code (WIC) statement in object form, a WIC statement defining a series of machine actions to perform the function(s) called for by the source code statement; performing an initial approximate simulation of each WIC statement in a block and deriving performance results from the simulation of each WIC statement and the block of WIC statements; dependent upon the performance results, revising the WIC statements in the block in accordance with one of a group of code transform algorithms and heuristics in an attempt to improve the code's performance results; and repeating the approximate simulation to determine if the performance results have been improved and, if so, proceeding to another of the algorithms to enable further revision of the WIC statements, until a decision point is reached, and at such time, producing the revised WIC statements in object code form.
REFERENCES:
patent: 4811214 (1989-03-01), Nosenchuck et al.
patent: 5151991 (1992-09-01), Iwasawa et al.
The Effect of Restructuring Compilers on Program Performance for High-Speed Computers, Cytrol et al., Comp. Physics Comm., 1985, pp. 39-48.
Experiments in Optimizing FP: Ryder et al., IEEE Trans. on Software Engg., vol. 14, No. 4, Apr. 1988, pp. 444-454.
P. B. Schneck et al., "An Optimizing Compiler", Sep. 1972, The Computer Journal, pp. 322-330.
David J. Kuck et al., "Measurements of Parallelism in Ordinary Fortran Programs" Jan. 1974, The Computer Journal pp. 37-46.
Joseph A. Fisher, Student Member, IEEE, "Trace Scheduling: A Technique for Global Microcode Compaction" IEEE Transactions on Computers, vol. 30 Jul. 1981 pp. 478-490. No. 7.
Joseph A. Fisher, Yale University, "The VLIW Machine: A Multiprocessor for Compiling Scientific Code" 1984 IEEE pp. 45-53, Jul.
Rajiv Gupta et al. "Compliation Techniques for a Reconfigurable LIW Architecture" The Journal of Supercomputing 3, pp. 271-304 1989.
Pei-Zong Lee et al. "Mapping Nested Loop Algorithms into Multidimensional Systolic Arrays" IEEE Transactions on Parallel and Distributed Systems Jan. 1990 pp. 64-76 vol. 1. No. 1.
Chaki Kakali
Kriess Kevin A.
The Trustees of Princeton University
LandOfFree
Optimizing compiler for computers does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimizing compiler for computers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimizing compiler for computers will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2190724