Optimized translation lookaside buffer slice having stored mask

Details Optimized translation lookaside buffer slice having stored mask Optimized translation lookaside buffer slice having stored mask

1990-06-26

1996-02-13

Lane, Jack A.

395419, G06F 1210

Patent

active

054918065

ABSTRACT:
An optimized translation lookaside buffer (TLB) utilizes a least-recently-used algorithm for determining the replacement of virtual-to-physical memory translation entries. The TLB is faster and requires less chip area for fabrication. In addition to speed and size, the TLB is also optimized since many characteristics of the TLB may be changed without significantly changing the overall layout of the TLB. A TLB generating program may thus be used as a design aid. The translation lookaside buffer includes a level decoding circuit which allows masking of a variable number of the bits of a virtual address when it is compared to values stored within the TLB. The masking technique may be used for indicating a TLB hit or miss of a virtual address to be translated, and may also be used for invalidating selected entries within the TLB. The TLB also implements a pipelining technique wherein a LRU comparator compares the least significant bits of a LRU counter at the same time when the most significant bits of the LRU counter are being incremented. Finally, an address decoder is provided within the TLB for indexing each slice during a test mode to check for malfunctions.

REFERENCES:
patent: 4580240 (1986-04-01), Watanabe
patent: 4622653 (1986-11-01), McElroy
patent: 4648033 (1987-03-01), Lewis et al.
patent: 4723224 (1988-02-01), Van Hulett et al.
patent: 4783735 (1988-11-01), Miu et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4852059 (1989-07-01), Oates
patent: 4910668 (1990-03-01), Okamoto et al.
patent: 4928260 (1990-05-01), Chuang et al.
patent: 4970643 (1990-11-01), Cramm
patent: 5034919 (1991-07-01), Sasai et al.
patent: 5067078 (1991-11-01), Talgam et al.
patent: 5088066 (1992-02-01), Castro
patent: 5109496 (1992-04-01), Beausoleil et al.
patent: 5133058 (1992-07-01), Jensen
LSI Logic Corporation, "L64815 Memory Management, Cache Control, and Cache Tags Unit Technical Manual". Mar. 1990.
Hiroshi Kadota et al., "A 32-bit CMOS Microprocessor with On-Chip Cache and TLB", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 5, Oct. 1987, pp. 800-806.
Dave Bursky, "Sparc Memory Managers Run Multiprocessing/Packing Memory-Management Logic, Cache Tags, Cache Control, A CMOS IC Simplifies RISC Memory Systems", Electronic Design, Mar. 23, 1989, pp. 93, 94 and 96.
David A. Patterson et al., "Computer Architecture: A Quantitative Approach", Morgan Kaufmann Publishers, Inc., San Mateo CA, pp. 489-507.

Affiliated with

Also associated with

Rating

Optimized translation lookaside buffer slice having stored mask does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimized translation lookaside buffer slice having stored mask , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized translation lookaside buffer slice having stored mask will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-246614