Patent
1996-05-31
1999-02-23
Eng, David Y.
G06F 946
Patent
active
058753400
ABSTRACT:
An optimized storage system is implemented in a processor that executes instructions out of order. The system comprises the following elements. An instruction reordering mechanism is configured to permit execution of the instructions in an out of order sequence. Rename registers (RRs) are associated with the reordering mechanism. Logic causes storage of trap information in the rename registers intermixed with instruction execution results. The trap information may be associated with arithmetic integer or floating point (fp) operations and can include the identity of the trapped instruction, the trapped operation, etc. Logic further causes storage of different sized dependency operands within the RRs. The dependency operands can include, for example, carry borrow (cb) operands and/or shift amount register (sar) operands. The dependency operands are produced by instructions and stored in the rename registers and are also retrieved and utilized by instructions.
REFERENCES:
patent: 5590295 (1996-12-01), Deosaran et al.
patent: 5634026 (1997-05-01), Heaslip et al.
patent: 5673408 (1997-09-01), Shebanow et al.
Popescu, "The Metaflow Architecture", IEEE, 1991.
Kumar Ashok
Lesartre Gregg
Quarnstrom Doug
Eng David Y.
Hewlett--Packard Company
LandOfFree
Optimized storage system and method for a processor that execute does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized storage system and method for a processor that execute, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized storage system and method for a processor that execute will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-314845