Optimized placement and routing of datapaths

Details Optimized placement and routing of datapaths Optimized placement and routing of datapaths

1996-04-12

1998-11-17

Teska, Kevin J.

Boots, shoes, and leggings

364488, G06F 1750

Patent

active

058385835

ABSTRACT:
A computer system, method and software product enables automatic placement and routing of datapath functions using a design methodology that preserves hiearchical and structural regularity in top down designs for datapaths. The system includes a datapath floorplanner, a datapath placer, and routing space estimator. The datapath floorplanner allows the designer to establish and maintain during floorplannning operations datapath regions that include a number of datapath functions each. The datapath floorplanner creates the datapath regions from a netlist specifying logic cell instances and connectivity information, and from a plurality of tile files. A tile file is a structured description of a datapath function, describing the relative vertical and horizontal placement of all logic cell instances within the datapath function. There is one tile file for each unique datapath function. The datapath function instances then are associated with a particular tile file by the tile file list file. The datapath floorplanner uses the tile files to integrate the placement information with the specific function instances, and further allows the specification of clusters, function interleaving, and net side constraints per region. A datapath placer places the datapath functions in each region using the relative placement information and constraints. The routing space estimator estimates the space needed for routing a placed region. All of this information is interactively provided to the circuit designer so as to allow almost real time modification of datapath placement.

REFERENCES:
patent: 4630219 (1986-12-01), DiGiacomo et al.
patent: 4670846 (1987-06-01), Laws
patent: 4754408 (1988-06-01), Carpenter et al.
patent: 4951221 (1990-08-01), Corbett et al.
patent: 4964056 (1990-10-01), Bekki et al.
patent: 5359538 (1994-10-01), Hui et al.
patent: 5461577 (1995-10-01), Shaw et al.
patent: 5487018 (1996-01-01), Loos et al.
patent: 5491640 (1996-02-01), Sharma et al.
patent: 5506788 (1996-04-01), Cheng et al.
patent: 5515293 (1996-05-01), Edwards
patent: 5519627 (1996-05-01), Mahmood et al.
patent: 5521836 (1996-05-01), Hartoog et al.
patent: 5557532 (1996-09-01), Jun et al.
patent: 5586047 (1996-12-01), Imahashi
patent: 5587923 (1996-12-01), Wang
patent: 5657243 (1997-08-01), Toyonaga et al.
Cai, H., Note, S., Six, P. and De Man, H., "A Data Path Layout Assembler for High Performance DSP Circuits", 27th ACM/IEEE Design Automation Conference, Paper 18.1, pp. 306-311, 1990.

Affiliated with

Also associated with

Rating

Optimized placement and routing of datapaths does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimized placement and routing of datapaths, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized placement and routing of datapaths will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-891201