Static information storage and retrieval – Floating gate – Particular biasing
Reexamination Certificate
2007-06-19
2007-06-19
Dinh, Son (Department: 2824)
Static information storage and retrieval
Floating gate
Particular biasing
C365S063000, C365S185110, C365S230030
Reexamination Certificate
active
10503619
ABSTRACT:
A flash memory1based on the multilevel storage technology for storing the information of two or more bits is provided with four banks2ato2d. For example, in the left side of the bank2a, a data latch6ais provided along one short side of the bank2a, while in the right side thereof, a data latch6bis provided along the other short side of the bank2a. At the lower side of the data latches6a, 6b, arithmetic circuits7a, 7bare provided. The data latches6a, 6bare respectively formed of SRAMs. A sense latch5ais divided to one half in the right and left directions with reference to the center of sense latch row. The divided sense latch5ais connected with the data latches6a, 6bvia the signal lines respectively allocated along both short sides of the bank2a.
REFERENCES:
patent: 5115413 (1992-05-01), Sato et al.
patent: 5870218 (1999-02-01), Jyouno et al.
patent: 6320791 (2001-11-01), Mio
patent: 6359806 (2002-03-01), Nozoe et al.
patent: 6515900 (2003-02-01), Kato et al.
patent: 6614685 (2003-09-01), Wong
patent: 7002848 (2006-02-01), Takase et al.
patent: 2004/0210729 (2004-10-01), Horii et al.
patent: 2-246087 (1990-10-01), None
patent: 10-92186 (1998-04-01), None
patent: 2001-23383 (2001-01-01), None
patent: 2001-85633 (2001-03-01), None
Nakajima Tsutomu
Yoshida Keiichi
Dinh Son
Miles & Stockbridge P.C.
Renesas Technology Corp.
Sofocleous Alexander
LandOfFree
Optimized layout for multi-bit memory banks each with two... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized layout for multi-bit memory banks each with two..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized layout for multi-bit memory banks each with two... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3845109