Image analysis – Image compression or coding – Interframe coding
Reexamination Certificate
2005-12-13
2005-12-13
Couso, Jose L. (Department: 2621)
Image analysis
Image compression or coding
Interframe coding
Reexamination Certificate
active
06975769
ABSTRACT:
The invention presents video information stream encoding methods used in applications of a data storage and transfer design methodology for data-dominated applications. The invention relates to video encoding methods with variable video frames designed such that the digital system on which the methods are implemented, consumes a minimal of power, during their execution and still obtain excellent performance such as speed compliance. The resulting video information stream encoding methods can be mapped on different processor architectures and custom hardware. The methods enable combined low power consumption, reduced bus loading and increased performance to achieve speed compliance. The encoding methods are essentially based on block-based motion estimation and grouping of motion estimations of various video frames.
REFERENCES:
patent: 5208673 (1993-05-01), Boyce
patent: 5630033 (1997-05-01), Purcell et al.
patent: 5978509 (1999-11-01), Nachtergaele et al.
patent: 6028631 (2000-02-01), Nakaya et al.
patent: 6414997 (2002-07-01), Piccinelli et al.
patent: 6456659 (2002-09-01), Zuccaro et al.
patent: 6690835 (2004-02-01), Brockmeyer et al.
patent: 0698861 (1995-02-01), None
patent: 0 698 861 (1996-02-01), None
patent: 0848558 (1997-07-01), None
patent: 0 848 558 (1998-06-01), None
Diguet, et al., Formalized methodology for data reuse exploration in hierarchical memory mappings,Proceeding 1997 International Symposium on Low Power Electronics and Design, Monterey, CA USA, Aug. 18-20 1997 pp 30-35.
Greef, et al., Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures,Microprocessing and Microprogramming41:409-423 (1995).
Copy of European Search Report; Application No. EP 99 10 4301.
Greef, et al., Mapping real-time motion estimation type algorithms to memory efficient, programmable multi-processor architectures, Microprocessing and Microprogramming 41 (1995) 409-423.
IEEE workshop on VLSI signal processing. La Jolla, CA, Oct. 1994. “Global communication and memory optimizing transformations for low power signal processing systems”, Catthoor, et al., 12 pages.
IEEE Journal of Solid-State Circuits, vol. 31, No. 9, Sep. 1996. “Energy Dissipation in General Purpose Microprocessors” Gonzalez, et al., pp. 1277-1283.
Proceedings of the IEEE, vol. 83, No. 2, Feb. 1995. “VLSI Architectures for Video Compression—A Survey”. Pirsch, et al., pp. 220-246.
IEEE Transactions on Circuits and Systems for Video Technology, vol. 6, No. 1, Feb. 1996. “Architecture and Applications of the HiPAR Video Signal Processor”, Ronner, et al., pp. 56-66.
IEEE Workshop on VLSI signal processing, Monteray, CA, Oct. 1996. “Low Power Storage Exploration for H.263 Video Decoder”, Nachtergaele, et al., 12 pages.
In a paper collection on Low Power CMOS design, IEEE Press, pp. 609-618. “System-level transformation for low power data transfer and storage”, Catthoor, et al., pp. 1-8.
Proc. IEEE Intnl. Symp. on Low Power Design, Monteray, Aug. 1996 “Power Exploration for Data Dominated Video Applications”, Wuytack, et al., pp. 359-364.
IEEE Transactions on Circuits and Systems for Video Technology, vol. 7, No. 1, Feb. 1997. “The M-PEG Video Standard Verification Model”, Thomas Sikora, pp. 19-31.
Agarwal, R. et al., Coding of moving pictures and audio, N1693 “International organization for standardization, ISO/IEC/JTC1/SC29WG11,” Apr. 1997.
Amarasinghe, S. et al., “The SUIF compiler for scalable parallel machines,” inProc. of the 7th SIAM Conf. on Parallel Proc. for Scientific Computing, 1995.
Bacon, D.F. et al., “Compiler transformations for high-performance computing,” Computer Science Division, University of California, Berkeley, California, 1994.
Brodersen, R.W., “The Network Computer and its Future,”Proc. IEEE Int. Solid-State Circ. Conf., San Francisco CA, pp. 32-36, Feb. 1997.
Catthoor, F. “Energy-delay efficient data storage and transfer architectures: circuit technology versus design methodology solutions,”Proceedings of DATE'98, Feb. 23-25 1998.
Chandrakasan, A. et al., “Data driven signal processing: an approach for energy efficient computing,”Proc. IEEE Intnl. Symp. on Low Power Design, Monterey CA, pp. 347-352, Aug. 1996.
Chatterjee, P. (President Personal Productivity Products, Texas Instruments), “Gigachips: deliver affordable digital multi-media for work and play via broadband network and set-top box,” Plenary paper inProc. IEEE Int. Solid-State Circ. Conf., San Francisco CA, pp. 26-30, Feb. 1995.
Danckaert, K. et al., “System level memory optimization for hardware-software co-design,”Proc. IEEE Intnl. Workshop on Hardware/Software Co-design, Braunschweig, Germany, pp. 55-59, Mar. 1997.
De Greef, E. et al., “Memory organization for video algorithms on programmable signal processors,”Proc. IEEE Int. Conf. on Computer Design, Austin TX, pp. 552-557, Oct. 1995.
Evans, R.J. et al., “Energy consumption modeling and optimization for SRAMs,”IEEE journal of solid state circuits, vol 30, No 5, May 1995.
Gannon, D., “Strategies for cache and local memory management by global program transformation,” Journal of parallel and distributed computing 5, Academic press, pp. 587-616, 1988.
Itoh, K. et al., “Trends in low-power RAM circuit technologies,” special issue on “Low power design” of theProceedings of the IEEE, vol. 83, No. 4, pp. 524-543, Apr. 1995.
Kolson, D. et al., “Minimization of memory traffic in high-level synthesis,”Proc. 31st ACM/IEEE Design Automation Conf., San Diego CA, pp. 149-154, Jun. 1994.
Lippens, P. et al., Allocation of multiport memories for hierarchical data streams,Proc. IEEE Int. Conf. Comp. Aided Design, Santa Clara CA, Nov. 1993.
Meng, T.H. et al., “Portable video-on-demand in wireless communication,” special issue on “Low power electronics” of theProceedings of the IEEE, vol. 83, No. 4, pp. 659-680, Apr. 1995.
Moolenaar, D. et al., “System-level power exploration for MPEG-2 decoder on embedded cores : a systematic approach,”Proc. IEEE Wsh. on Signal Processing Systems (SIPS), Leicester, UK, Nov. 1997.
Nachtergaele, L. et al., “Low power data transfer and storage exploration for H.263 video decoder system,” accepted for special issue onVery low-bit rate video coding(eds. Argy Krikelis et al.) ofIEEE Journal on Selected Areas in Communications, vol. 16, No. 2, Feb. 1998.
Nachtergaele, L. et al., “Optimisation of memory organisation and hierarchy for decreased size and power in video and image processing systems,”Proc. Intnl. Workshop on Memory Technology, Design and Testing, San Jose CA, pp. 82-87, Aug. 1995.
Nachtergaele, L. et al., “System-level power optimization of video codecs on embedded cores : a systematic approach,” accepted for special issue onFuture directions in the design and implementation of DSP systems(eds. Wayne Burleson et al.) ofJournal of VLSI Signal Processing, No., Kluwer, Boston, pp., Feb. 1998.
Rabaey, J., “System-level power estimation and optimization—challenges and perspectives,”Proc. IEEE Intnl. Symp. on Low Power Design, Monterey CA, pp. 158-160, Aug. 1997.
Seki, T. et al., “A 6-ns 1-Mb CMOS SRAM with Latched Sense Amplifier,” IEEE J. of Solid-state Circuits, vol. SC-28, No. 4, pp. 478-488, Apr. 1993.
Slavenburt, G. et al., “TriMedia, TM1000 Preliminary Data Book,” Philips electronics North America Corporation, TriMedia product group, 811 E. Arques Avenue, Sunnyvale CA, 1997.
Slock, P. et al., “Fast and extensive system-level memory exploration for ATM applications,”Proc. 10th ACM/IEEE Intnl. Symp. on System-Level Synthesis, Antwerp, Belgium, pp. 74-81, Sep. 1997.
Tiwari, V. et al., “Power analysis of embedded software: a first step towards soft
Brockmeyer Erik
Catthoor Francky
Couso Jose L.
Interuniversitair Micro-Elektronica Centrum (IMEC VZW)
Knobbe Martens Olson & Bear LLP
LandOfFree
Optimized data transfer and storage architecture for MPEG-4... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimized data transfer and storage architecture for MPEG-4..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimized data transfer and storage architecture for MPEG-4... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3515667