Optimally pipelined error diffusion architecture for converting

Details Optimally pipelined error diffusion architecture for converting Optimally pipelined error diffusion architecture for converting

1996-09-26

1998-12-08

Coles, Edward L.

Facsimile and static presentation processing

Facsimile

Specific signal processing circuitry

395101, 358298, 358447, 358448, 358455, 358456, 358465, G06F 1500, H04N 121, H04N 140

Patent

active

058482245

ABSTRACT:
A color copier machine includes a conventional image scanner for scanning successive swaths of an original document into an image memory and a conventional high quality four-color inkjet printing mechanism for printing each swath as an array of pixels each covered with up to two types of ink (black, or one primary color, or a secondary color combining two primary colors) and an optional color overprint mode in which the blackest pixels may be covered with op to three types of ink (black and one color or three colors). The processing time for the error diffusion and color overprint algorithms is reduced to a minimum time associated with the required number of memory access cycles; to that end, the required memory access and computational operations are organized as pipelined sequences in which multiple computations are performed on previously accessed data while other data from prior computations are being stored in a remote storage or while data required for future computations are being retrieved from the remote storage. A table lookup operation is used to randomize four correction ratios for each pixel; the retrieved 8-bit correction ratio is multiplied by a 10-bit signal representing the remaining error, thereby using one byte read operation (rather than two byte read operations) to obtain a 10-bit accumulated error. The individual pixels are processed in sequential fashion from left to right of the page, one row at a time, with local registers storing the accumulated error for the current pixel and a temporary accumulated error for the four not yet fully processed adjacent pixels in the current row and the next row.

REFERENCES:
patent: 4878125 (1989-10-01), Katayama et al.
patent: 5204760 (1993-04-01), Murayama et al.
patent: 5271070 (1993-12-01), Truong et al.
patent: 5553165 (1996-09-01), Webb et al.
patent: 5594839 (1997-01-01), Shu
patent: 5608821 (1997-03-01), Metcalfe et al.
patent: 5684932 (1997-11-01), Shu
patent: 5696601 (1997-12-01), Metcalfe et al.

Affiliated with

Also associated with

Rating

Optimally pipelined error diffusion architecture for converting does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimally pipelined error diffusion architecture for converting , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimally pipelined error diffusion architecture for converting will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-187287