Optimal unified architectures for the real-time computation of t

Details Optimal unified architectures for the real-time computation of t Optimal unified architectures for the real-time computation of t

1992-08-31

1994-08-16

Smith, Jerry

Boots, shoes, and leggings

G06F 738

Patent

active

053392655

ABSTRACT:
A universal transform processor using at least a one dimensional (1-D) transform processor to produce N dimensional transforms without transposition and providing a fully pipelined structure with a through put rate of N clock cycles for an N.times.N successive serial input with parallel output data. The universal transform processor can efficiently compute Discrete Cosine, Sine, Hartley, Fourier, Lapped Orthogonal, and Complex Lapped transforms for continuous input data stream. The architecture is regular, modular, and has only local interconnections in both data and control paths. The universal transform processor is practical for very large scale integrated (VLSI) implementation.

REFERENCES:
patent: 4288858 (1981-09-01), Merola et al.
patent: 4385363 (1983-05-01), Widergren et al.
patent: 4449194 (1984-05-01), Wilhelm
patent: 4504923 (1985-03-01), Schlunt et al.
patent: 4674125 (1987-06-01), Carlson et al.
patent: 4679163 (1987-07-01), Arnould et al.
patent: 4760543 (1988-07-01), Ligtenberg et al.
patent: 4791598 (1988-12-01), Liou et al.
patent: 4797847 (1989-01-01), Dunhamel
patent: 4831440 (1989-05-01), Borgers et al.
patent: 4831574 (1989-05-01), Dunhamel
patent: 4849922 (1989-07-01), Riolfo
patent: 4881192 (1989-11-01), Woudsma et al.
patent: 5053985 (1991-10-01), Friedlander et al.
"A fast recursive algorithm . . . " published in the IEEE Transactions: Acoustic, Speech, Signal Processing, vol. ASSP-35 on pp. 1455-1461 In Oct. 1987 and authored by H. S. Hou.
"A fast computational algorithm for the discrete cosine transform" published in the IEEE Transactions: Communication, vol. COM-25 on pp. 1004-1009 in Sep. 1977 and authored by W. H. Chen, C. H. Smith and S. C. Fralick.
"A new algorithm to compute the discrete transform" published in the IEEE Transactions: Acoustics, Speech, Signal Processing, vol. ASSP-32 on pp. 1243-1245 in Dec. 1984 and authored by B. G. Lee.
"Unified Parallel Lattice Structures for Time-Recursive Discrete Cosine/Sine/Hartley Transforms", IEEE Transactions on Signal Processing, by K. J. R. Liu and C. T. Chiu. IEEE vol. 41, No. 3, pp. 1357-1377, Mar., 1993.
"Real-Time Parallel and Fully-Pinelined Two Dimensional DCT Lattice Structures with Application to HDTV Systems", IEEE Transactions on Circuits and Systems for Video Technology, vol. II, No. 1, pp. 25-37, Mar., 1992, by K. J. R. Liu and C. T. Chiu.
"VLSI Implementation of Real Time Parallel DCT/DST Lattice Structures for Video Communications", published by: VLSI Signal Processing, V, pp. 101-110, IEEE Press, Oct., 1992, by C. T. Chiu, R. K. Kolagotla, K. J. R. Liu and J. F. JaJa, Electrical Engineering Dept., Systems Research Center, UMCP.

Affiliated with

Also associated with

Rating

Optimal unified architectures for the real-time computation of t does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal unified architectures for the real-time computation of t, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal unified architectures for the real-time computation of t will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-958105