Optimal resistor network layout

Details Optimal resistor network layout Optimal resistor network layout

1997-08-13

2000-05-09

Hardy, David B.

Active solid-state devices (e.g., transistors, solid-state diode

Integrated circuit structure with electrically isolated...

Passive components in ics

257538, H01L 2940

Patent

active

060607602

ABSTRACT:
A resistor network having a precise ratio of resistances of all resistors within the network while having a compact layout to minimize area is described. The integrated circuit resistor network has a plurality of unit resistors. Each unit resistor is composed of a thin film resistive material. The area of the thin film resistive material to form the unit resistor is a median value of the resistor elements to be formed into said integrated circuit resistor network. Each unit resistor has a contact means to connect to the plurality of unit resistors. A plurality of metal interconnection segments will connect to the contact means to form said integrated circuit resistor network. A plurality of metal conductive segments are connected to a metal interconnection segments and to external circuitry to connect the external circuitry to the integrated circuit resistor network.

REFERENCES:
patent: 5212653 (1993-05-01), Tanaka
patent: 5218225 (1993-06-01), Zanders

Affiliated with

Also associated with

Rating

Optimal resistor network layout does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal resistor network layout, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal resistor network layout will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1067663