Optimal PCB routing methodology for high I/O density interconnec

Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

174254, 174261, 174262, 361760, 361767, 361777, H05K 100

Patent

active

054244927

ABSTRACT:
An optimal routing methodology for routing high I/O density packages which minimizes the number of PCB layers required. One feature of this routing methodology comprises treating respective I/O that are routed at the top layer of the package as surface mount technology (SMT) pads without dropping vias within the BGA grid, as is commonplace in the industry. This facilitates the use of fewer escapes and allows for more efficient use of the available space. Signal lines on the top layer of the package which must be routed to other layers of the PCB are connected to vias outside of the area of local high signal density on the printed circuit board. The placement of vias outside the area of local high density, i.e., in a depopulated area, reduces the number of layers necessary in the PCB to properly route the signals. This placement also facilitates the use of filtering capacitors to meet EMI requirements. In addition, all voltage pins are placed on the innermost or outermost grids and have clearanced vias. The device is also preferably placed at the beginning or at the end of the bus to maximize the routing efficiency.

REFERENCES:
patent: 4774635 (1988-09-01), Greenberg et al.
patent: 5136471 (1992-08-01), Inasaka
patent: 5280414 (1994-01-01), Davis et al.
patent: 5304743 (1994-04-01), Sen et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Optimal PCB routing methodology for high I/O density interconnec does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal PCB routing methodology for high I/O density interconnec, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal PCB routing methodology for high I/O density interconnec will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1310681

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.