Optimal inductor management

Miscellaneous active electrical nonlinear devices – circuits – and – Specific identifiable device – circuit – or system – With specific source of supply or bias voltage

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C327S530000, C323S269000, C323S272000, C307S043000, C307S127000, C307S131000

Reexamination Certificate

active

06906579

ABSTRACT:
In a packaged integrated circuit, the package inductance limits the rate at which off-chip current may be varied in response to a change in on-chip current demand of the integrated circuit. The present invention provides an on-chip voltage regulator circuit for regulating multi-cycle voltage fluctuations of an integrated circuit associated with changes in current demand of the integrated circuit. The voltage regulator sources current to prevent an undervoltage conditions and sinks current to prevent an overvoltage condition.

REFERENCES:
patent: 5608312 (1997-03-01), Wallace
patent: 5646572 (1997-07-01), Masleid
patent: 5973547 (1999-10-01), Ang et al.
patent: 5982160 (1999-11-01), Walters et al.
patent: 6028417 (2000-02-01), Ang et al.
patent: 6069521 (2000-05-01), Taylor et al.
patent: 6198325 (2001-03-01), Ang et al.
patent: 6215290 (2001-04-01), Yang et al.
patent: 6333623 (2001-12-01), Heisley et al.
patent: 6424129 (2002-07-01), Lethellier
patent: 6433521 (2002-08-01), Chen et al.
patent: 6580597 (2003-06-01), Kanouda et al.
patent: 6583610 (2003-06-01), Groom et al.
patent: 6696825 (2004-02-01), Harris et al.
patent: 2002/0053897 (2002-05-01), Kajiwara et al.
patent: 2002/0125871 (2002-09-01), Groom et al.
patent: 2004/0000895 (2004-01-01), Solivan
patent: 2004/0012425 (2004-01-01), Hsu
Michael Ang, Raoul Salem and Alexander Taylor, WP 26.7 “An On-chip Voltage Regulator Using Switched Decoupling Capacitors”, 2000 IEEE International Solid-State Circuits Conference, Sun Microsystems Inc., Palo Alto, CA, U.S.A.
R. Jacob Baker, Harry W. Li, David E. Boyce, “CMOS Circuit Design, Layout, and Simulation”, 1998, Chapter 24, pp. 579-616, IEEE, Piscataway, NJ, U.S.A.
Ivan Sutherland, Bod Sproull, David Harris, “Logical Effort Designing Fast CMOS Circuits”, 1999, pp. 5-13, Morgan Kaufmann Publishers, Inc., San Francisco, CA, U.S.A.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Optimal inductor management does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Optimal inductor management, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal inductor management will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-3481386

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.