Data processing: structural design – modeling – simulation – and em – Modeling by mathematical expression
Reexamination Certificate
1999-06-17
2001-10-30
Teska, Kevin J. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Modeling by mathematical expression
C716S030000, C716S030000
Reexamination Certificate
active
06311145
ABSTRACT:
BACKGROUND OF THE DISCLOSURE
1. Field of the Invention
The invention relates to the field of designing inductors and inductor circuits particularly for integrated circuits.
2. Prior Art
There is a growing need for optimally designed inductors and integrated circuit, as radio-frequency integrated circuits (RFICs) become more widely used in low-cost communications. This, for instance, has created great demand and interest in on-chips spiral inductors. The parasitic resistance and capacitance associated with these spiral inductors result in several engineering trade-offs. Unfortunately, no inductor optimization tool exists to aid in circuit design. Currently most designers are limited to use of a library of previously fabricated inductors or generating a large database of inductors using a 3-D field solver. While the former option severely constrains the available design space, the latter one requires a sophisticated search engine and is numerically expensive, especially when process parameters change. Moreover, neither approach is amenable to the application dependent nature of inductor design. For example, while a resonator requires an inductor that maximizes the magnitude of the impedance at the resonant frequency (subject to a specific load capacitance), a shunt-peaked amplifier requires one that maximizes bandwidth. Consequently, the optimal layout of these inductors is determined by the design goals.
A variety of limited computer-aided-design (CAD) tools have been developed for analog circuit design, including optimization tools. In general, these tools do not provide good results for inductors in integrated circuits.
The TILOS optimization system applies geometric programming to digital circuit design, and more specifically to transistor and wire sizing for Elmore delay minimization, as described in U.S. Pat. No. 4,827,428. The geometric programs that arise in Elmore delay minimization are very specialized (the only exponents that arise are 0 and ±1). Furthermore, the representation of the problem as a geometric program is only approximate (since the actual circuits are nonlinear, and the threshold delay, not Elmore delay, is the true objective).
Thus, an improved optimization method that quickly generates globally optimal designs for an inductor and inductor circuits is needed.
SUMMARY OF THE INVENTION
A method for optimally designing an inductor or inductor circuit is disclosed. An equivalent circuit of the inductor or inductor circuit using lumped parameters is first selected. Then for each lumped parameter, a posynomial expression is obtained. Next inductor performance specifications such as quality factor or self-resonance frequency are written in posynomial form. Then a problem in which performance specification is optimized subject to constraints on other performance specifications is written as a geometric program in posynomial form. This method may be used to design inductors for low noise amplifiers, matching networks, resonators, LC resonators, shunt-peaked amplifiers and the like.
REFERENCES:
patent: 4053856 (1977-10-01), Fisher et al.
patent: 4808868 (1989-02-01), Roberts
patent: 4827428 (1989-05-01), Dunlap et al.
patent: 5442369 (1995-08-01), Van Voorhies et al.
patent: 5844451 (1998-12-01), Murphy
M. Del Mar Hershenson et al., Optimization of Inductor Circuits via Geometric Programming, Design Automation Conference, 1999, Proceedings, 36th, pp. 994-998, Jan. 1999.*
S.S. Mohan et al., Bandwidth Extension in CMOS with Optimized On-Chip Inductors, IEEE Journal of Solid-State Circuits, vol. 35, No. 3, March 2000, pp. 346-355.*
M. Park, Frequency-Dependent Series Resistance of Monolithic Spiral Inductors, IEEE Microwave and Guided Wave Letters, vol. 9, No. 12, Dec. 1999, pp. 514-516.
Boyd Stephen P.
del Mar Hershenson Maria
Mohan Sunderarajan S.
Blakely , Sokoloff, Taylor & Zafman LLP
Frejd Russell W.
Teska Kevin J.
The Board of Trustees of the Leland Stanford Junior University
LandOfFree
Optimal design of an inductor and inductor circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimal design of an inductor and inductor circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal design of an inductor and inductor circuit will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2579246