Data processing: structural design – modeling – simulation – and em – Simulating electronic device or electrical system – Circuit simulation
Reexamination Certificate
2005-04-08
2008-11-11
Cabrera, Zoila E. (Department: 2123)
Data processing: structural design, modeling, simulation, and em
Simulating electronic device or electrical system
Circuit simulation
C703S013000, C703S028000, C710S058000
Reexamination Certificate
active
07451070
ABSTRACT:
Sample-count feedback from bus functional models and a binary convergence algorithm are to generate optimal sampling values for an accelerator, or hardware assisted simulator. The simulator includes a bus functional model and a driver program. A software readable register maintains a count of a number of samples provided the simulator in execution of a transaction on the bus functional model. For each supported bus functional model, a sample count retrieved from the bus functional model and a last sampling value given the hardware assisted simulator is maintained, and a binary convergence algorithm applied to generate sampling values based on the last sampling value given to the hardware assisted simulator and the last actual sampling value used by a given bus functional model for a transaction.
REFERENCES:
patent: 6470478 (2002-10-01), Bargh et al.
patent: 6571373 (2003-05-01), Devins et al.
patent: 6678625 (2004-01-01), Reise et al.
patent: 6760888 (2004-07-01), Killian et al.
patent: 6952677 (2005-10-01), Absar et al.
patent: 7003449 (2006-02-01), Absar et al.
patent: 2003/0131325 (2003-07-01), Schubert et al.
patent: 2003/0145290 (2003-07-01), Devins et al.
Blaner et al. “An Embedded PowerPC™ SOC for Test and Measurement Applications.” 13thIEEE Int'l ASIC/SOC Conf. pp. 204-208, Sep. 13-16, 2000.
Milton et al., “Behavioral Synthesis Utilizing Dynamic Memory Constructs.” IEE Proc. Computers and Digital Techniques. vol. 151, Issue 3, pp. 252-264. May 19, 2004.
Devins Robert J.
Milton David W.
Beckstrand Shelley M
Cabrera Zoila E.
International Business Machines
Proctor Jason
Simmons Ryan K.
LandOfFree
Optimal bus operation performance in a logic simulation... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optimal bus operation performance in a logic simulation..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal bus operation performance in a logic simulation... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4029291