Facsimile and static presentation processing – Facsimile – Picture signal generator
Reexamination Certificate
2011-08-09
2011-08-09
Safaipour, Hhoushang (Department: 2625)
Facsimile and static presentation processing
Facsimile
Picture signal generator
C358S481000, C358S480000, C358S475000, C358S001700
Reexamination Certificate
active
07995251
ABSTRACT:
A light-source drive control unit divides each pixel of the image data into a plurality of subpixels, deletes certain subpixels from the image data in accordance with predetermined correction data, shifts remaining subpixels in the sub-scanning direction thereby obtaining reduced image data, and controls a plurality of light sources based on the reduced image data in such a manner that one line of the subpixels is formed with a light beam emitted from a corresponding one of the light sources.
REFERENCES:
patent: 6157389 (2000-12-01), Knowlton
patent: 6442060 (2002-08-01), Leung et al.
patent: 6791596 (2004-09-01), Nihei et al.
patent: 6798682 (2004-09-01), Chuang et al.
patent: 6927789 (2005-08-01), Ozasa et al.
patent: 6933957 (2005-08-01), Omori et al.
patent: 7212224 (2007-05-01), Nihei et al.
patent: 7256815 (2007-08-01), Suzuki et al.
patent: 7271824 (2007-09-01), Omori et al.
patent: 7283151 (2007-10-01), Nihei et al.
patent: 7285808 (2007-10-01), Kasuga
patent: 7327379 (2008-02-01), Nihei et al.
patent: 2002/0051379 (2002-05-01), Deng et al.
patent: 2004/0155281 (2004-08-01), Osada et al.
patent: 2005/0089069 (2005-04-01), Ozasa et al.
patent: 2005/0219354 (2005-10-01), Omori et al.
patent: 2005/0243163 (2005-11-01), Ozasa et al.
patent: 2006/0209170 (2006-09-01), Nihei
patent: 2006/0274569 (2006-12-01), Joshi et al.
patent: 2006/0285186 (2006-12-01), Ishida et al.
patent: 2007/0030548 (2007-02-01), Nihei et al.
patent: 2007/0091163 (2007-04-01), Omori et al.
patent: 2007/0132828 (2007-06-01), Ishida et al.
patent: 1 465 200 (2004-10-01), None
patent: 2001-272615 (2001-10-01), None
patent: 2001-350111 (2001-12-01), None
patent: 2003-72135 (2003-03-01), None
patent: 3644923 (2005-02-01), None
K. Takeuchi et al.: “A Study of Threshold Voltage Variation for Ultra SmallBulk and SOI CMOS”, IEEE TED, vol. 48, No. 9, Sep. 2001.
M. Yamaoka, et al..: “Low Power SRAM Menu for SOC Application Using Yin-Yang-Feedback Memory Cell Technology”, Symposium on VLSI circuits, Digest of Technical Papers, Honolulu, USA, Jun. 2004.
J. J. Kim et al.: Back-Gate Controlled READ SRAM with Improved Stability, IEEE SOI Conference, pp. 211-212, Hawaii, USA, 2005.
A. Chandrakasan et al.: “Design of High-Performance Microprocessor Circuits”, IEEE press, pp. 285-308, FOX 2001.
Agarwal, et al.: “DRG-Cache A Data Retention Gated-Ground Cache for Low Power”, DAC, pp. 473-478, Jun. 2002.
N. Azizi, et al.: “Low Leakage Asymmetric-Cell SRAM”, IEE TVLSI, vol. 11, Issue 4, pp. 701-715, Aug. 2003.
K. Flaunter et al.: “Drowsy Caches: Simple Techniques for Reducing Leakage Power”, ISCAS, Arizona, USA, May 2002.
L. Mathew et al.: “CMOS Vertical Multiple Independent Gate Field Effect Transistor (MIGFET)”, IEEE SOI, Conference, Oct. 2004.
K. Takeda et al.: “A 16-Mb 400-MHz Loadless CMOS Four-Transistor SRAM Macro”, IEEE, JSSC, vol. 35, No. 11, Nov. 2000.
K. Osada et al.: “16.7-fA/Cell Tunnel-Leakage-Suppressed 16-Mb SRAM for Handling Cosmic-Ray-Induced Multierros”, IEEE JSSC, vol. 38, No. 11, Nov. 2003.
E. Seevinck, et al.: “Static-Noise Margin Analysis of MOS SRAM cells”, IEEE JSSC, vol. SC-22, No. 5, Oct. 1987.
M. Vinet et al.: “Planar Double Gate CMOS Transistors with 40nm Metal Gate for Multipurpose Applications”, SSDM, 2004.
Christ H. Kim, et al.: “PVT-Aware Leakage Reduction for On-Die Caches with Improved Read Stability”, IEEE International Solid-State Circuits Conference, 2005, Session 26, Static Memory.
Kedzierski, et al.: “High-Performance Symmetric-Gate and CMOS-Compatible Vt Asymmetric-Gate FinFET Devices” 2001, International Electron Devices Meetin 437-440.
G. Ilicali, et al.: Planar Double Gate Transistors with Asymmetric Independent Gates,: International SOI conference, 2005, pp. 126-127.
C.-H. Lu, et al.: Characteristics and Mechanism of Tunable Work Function Gate Electrodes Using a Bilayer Metal Structure on SiO2 and Hf02, EDL, vol. 26(7), 2005, pp. 445-447.
L. Matthew et al.: “Multiple Independent Gate Field Effect Transistor (MIGFET)-Multi-Fin RF Mixer Architecture, Three Independent Gates (MIGFET-T), Operation and Temperature Characteristics”, Symposium on VLSI Technology Digest of Technical Papers, 2005.
O. Thomas: “An SOI 4 Transistors Self-Refresh Ultra-Low Voltage Memory Cell”, ISCAS, Thailand, Bangkok, May 2003.
French Preliminary Search Report, FA 689387, FR 0656014, dated Jul. 18, 2007.
Ishida Masaaki
Nihei Yasuhiro
Omori Atsufumi
Tanabe Jun
Oblon, Spivak McClelland, Maier & Neustadt, L.L.P.
Ricoh Company Limited
Safaipour Hhoushang
LandOfFree
Optical scanning device, optical scanning method, and image... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optical scanning device, optical scanning method, and image..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optical scanning device, optical scanning method, and image... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2639117