Electricity: measuring and testing – Fault detecting in electric circuits and of electric components – Of individual circuit component or element
Patent
1993-06-17
1996-01-02
Wieder, Kenneth A.
Electricity: measuring and testing
Fault detecting in electric circuits and of electric components
Of individual circuit component or element
356237, G01R 3101
Patent
active
054812020
ABSTRACT:
Apparatus for scanning an integrated circuit chip or other device under test (DUT) for defects and for visual alignment of chip electrical leads with leads of an electrical tester for testing the chip circuit(s). The apparatus provides an image forming system to provide a visually perceptible image of the chip for chip scanning and chip lead alignment. The apparatus also provides means to translate the chip in a plane containing the chip and rotate the chip about an axis perpendicular to that plane to facilitate alignment of the chip leads with the corresponding electrical tester leads. A computer or operator views the chip through the image forming system and controls chip translation and rotation for scanning and lead alignment for subsequent chip testing.
REFERENCES:
patent: 3996517 (1976-12-01), Fergason et al.
patent: 4929893 (1990-05-01), Sato et al.
patent: 5030907 (1991-07-01), Yih et al.
patent: 5091692 (1992-02-01), Ohno
patent: 5105149 (1992-04-01), Tokura
patent: 5113132 (1992-05-01), Hoshi
patent: 5150041 (1992-09-01), Eastin
patent: 5160883 (1992-11-01), Blanz
patent: 5172053 (1992-12-01), Itoyama
patent: 5189363 (1993-02-01), Bregman
patent: 5237268 (1993-08-01), Honma
patent: 5347363 (1994-09-01), Yamanaka
VLSI Technology Inc.
Wardas Mark A.
Wieder Kenneth A.
LandOfFree
Optical scan and alignment of devices under test does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optical scan and alignment of devices under test, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optical scan and alignment of devices under test will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-238015