Optical waveguides – Integrated optical circuit
Reexamination Certificate
2004-12-22
2008-03-04
Wood, Kevin S. (Department: 2874)
Optical waveguides
Integrated optical circuit
C385S131000, C385S147000
Reexamination Certificate
active
07340120
ABSTRACT:
A method of fabricating an interconnect includes forming one or more holes in an anisotropic conductive film on a carrier substrate, filling at least one of the one or more holes with a material capable of transmitting an optical signal, and laminating the anisotropic conductive film on a packaging substrate. An electronic package includes a first substrate, a second substrate, and an interconnect located between the first substrate and the second substrate. The interconnect includes a conductive film for electrically coupling a first terminal formed on the first substrate to a second terminal formed on the second substrate, and one or more optically transmissive units embedded in the conductive film, wherein at least one of the one or more optically transmissive units provides an optical signal path between an optical element on the first substrate and an optical element on the second substrate.
REFERENCES:
patent: 3663194 (1972-05-01), Greenstein et al.
patent: 4113981 (1978-09-01), Fujita et al.
patent: 4252391 (1981-02-01), Sado
patent: 4548862 (1985-10-01), Hartman
patent: 5136359 (1992-08-01), Takayama et al.
patent: 5188702 (1993-02-01), Takayama et al.
patent: 5262226 (1993-11-01), Yoshida
patent: 5312765 (1994-05-01), Kanber
patent: 5428190 (1995-06-01), Stopperan
patent: 5502889 (1996-04-01), Casson et al.
patent: 5502891 (1996-04-01), Mori et al.
patent: 5591034 (1997-01-01), Ameen et al.
patent: 5604379 (1997-02-01), Mori
patent: 5679493 (1997-10-01), Kai
patent: 5681647 (1997-10-01), Caillat
patent: 5688584 (1997-11-01), Casson et al.
patent: 5727310 (1998-03-01), Casson et al.
patent: 5770305 (1998-06-01), Terasaka
patent: 5783465 (1998-07-01), Canning et al.
patent: 5879530 (1999-03-01), Caillat
patent: 6031590 (2000-02-01), Kim
patent: 6218629 (2001-04-01), Brofman et al.
patent: 6238597 (2001-05-01), Yim et al.
patent: 6574020 (2003-06-01), Ovens
patent: 6847747 (2005-01-01), McFarland et al.
patent: 2002/0097962 (2002-07-01), Yoshimura et al.
patent: 1259008 (2000-07-01), None
patent: 0487918 (1992-06-01), None
patent: 0487918 (1992-06-01), None
patent: WO-90/01176 (1990-02-01), None
patent: WO-00/60673 (2000-10-01), None
Delaney, Drew , et al., “Flip Chip Assembly Utilizing Anisotropic Conductive Films: A Feasibility Study”,2000 Electronic Components and Technology Conference, (2000), 641-645.
“Non-final office action mailed Apr. 19, 2004 in U.S. Appl. No. 09-846032”, 9 pgs.
“Non-final office action mailed May 7, 2003 in U.S. Appl. No. 09-846032”, 7 pgs.
“Non-final office action mailed Dec. 08, 2003 in U.S. Appl. No. 09-846032”, 9 pgs.
“Notice of allowance mailed Sep. 13, 2004 in U.S. Appl. No. 09-846032”, 5 pgs.
“Response filed Jan. 07, 2004 to non-final office action mailed Dec. 08, 2003 in U.S. Appl. No. 09-846032”, 9 pgs.
“Response filed May 19, 2004 to non-final office action mailed Apr. 19, 2004 in U.S. Appl. No. 09-846032”, 9 pgs.
“Response filed May 22, 2004 to non-final office action mailed May 7, 2003 in U.S. Appl. No. 09-846032”, 14 pgs.
McFarland Jonathan
Raj Kannan
Intel Corporation
Schwegman Lundberg & Woessner, P.A.
Wood Kevin S.
LandOfFree
Optical and electrical interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Optical and electrical interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optical and electrical interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3978873