Static information storage and retrieval – Addressing – Plural blocks or banks
Reexamination Certificate
2011-02-22
2011-02-22
Nguyen, Tuan T (Department: 2824)
Static information storage and retrieval
Addressing
Plural blocks or banks
C365S063000, C365S230060, C365S189110, C711S103000, C711S154000
Reexamination Certificate
active
07894294
ABSTRACT:
Applying an adapted block isolation method to serial-connected memory components may mitigate the effects of leakage current in serial-connected non-volatile memory devices. Responsive to determining that a given memory component is not an intended destination of a command, a plurality of core components of the given memory component may be placed in a low power consumption mode, while maintaining input/output components in an active operational mode. Conveniently, aspects of the disclosed system reduce off current without adding many logic blocks into the memory devices.
REFERENCES:
patent: 5563839 (1996-10-01), Herdt et al.
patent: 5860080 (1999-01-01), James et al.
patent: 6795896 (2004-09-01), Hart et al.
patent: 6940762 (2005-09-01), Umezawa
patent: 7200054 (2007-04-01), Horiguchi et al.
patent: 7245177 (2007-07-01), Fujita et al.
patent: 7277356 (2007-10-01), Lee et al.
patent: 7307899 (2007-12-01), Khellah et al.
patent: 7307907 (2007-12-01), Houston
patent: 7308524 (2007-12-01), Grundy et al.
patent: 7312635 (2007-12-01), Tanaka et al.
patent: 7342816 (2008-03-01), Bartley et al.
patent: 2007/0157041 (2007-07-01), Youngs
patent: 2007/0233917 (2007-10-01), Pyeon et al.
patent: 2008/0049505 (2008-02-01), Kim et al.
Paul Packan, IEDM 2007 Short Course Device and Circuit Interactions, Intel, Jan. 2007.
Kiyoo Itoh, Kenichi Osada and Takayuki Kawahara, Reviews and Future Prospects of Low-voltage Embedded RAMs, Central Research Laboratory, Hitachi, Ltd., Kokubunji, Tokyo 185-8601, Japan, Sep. 2003.
Takeshi Sakata, Kiyoo Itoh, Masashi Horiguchi and Masakazu Aoki, Subthreshold-Current Reduction Circuits for Multi-Gigabit DRAM's, IEEE Journal of Solid-State Circuits, vol. 29, No. 7, Jul. 1994, Tokyo, Japan.
Takeshi Sakata, Kiyoo Itoh, Masashi Horiguchi and Masakazu Aoki, Two-Dimensional Power-Line Selection Scheme for Low Subthreshold-Current Multi-Gigabit DRAM's, IEEE Journal of Solid-State Circuits, vol. 29, No. 8, Aug. 1994, Tokyo, Japan.
Masashi Horiguchi, Takeshi Sakata, and Kiyoo Itoh, Switched-Source-Impedance CMOS Circuit For Low Standby Subthreshold Current Giga-Scale LSI's, IEEE Journal of Solid-State Circuits, vol. 28, No. 11, Nov. 1993, Tokyo, Japan.
Y. Nakagome, M. Horiguchi, T. Kawahara, and K. Itoh, Review and Future Prospects of Low-Voltage RAM Circuits, IBM J. Res. & Dev. vol. 47 No. 5/6, Sep./Nov. 2003.
PCT International Search Report, regarding International application No. PCT/CA2009/000075, dated Apr. 30, 2009.
Le Toan
Mosaid Technologies Incorporated
Nguyen Tuan T
Ridout & Maybee LLP
LandOfFree
Operational mode control in serial-connected memory based on... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Operational mode control in serial-connected memory based on..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Operational mode control in serial-connected memory based on... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2622833